aiengine
Xilinx SDK Drivers API Documentation
Overview
Data Structures
APIs
File List
Data Structures
Data Fields
All
Variables
a
b
c
d
e
f
h
i
l
m
n
o
p
q
r
s
t
v
w
x
y
- p -
Packet :
XAieGbl_RegTraceCtrls
PCAddr :
XAieGbl_RegCorePCEvent
Pkt :
XAieGbl_RegTileDmaBd
,
XAieGbl_RegShimDmaBd
,
XAieGbl_RegTileBdCtrl
PktEn :
XAieGbl_RegStrmMstr
,
XAieGbl_RegStrmSlv
,
XAieDma_ShimBd
,
XAieDma_TileBd
PktId :
XAieDma_ShimBd
,
XAieDma_TileBd
PktType :
XAieDma_ShimBd
,
XAieDma_TileBd
PlModAddr :
XAieGbl_Tile
Port :
XAieGbl_RegShimMuxCfg
,
XAieGbl_RegShimDemCfg
,
XAieGbl_RegStrmEvtPort
PortIndex :
XAieGbl_RegStrmSwEventPortSelect
PortMode :
XAieGbl_RegStrmSwEventPortSelect
Private :
XAieGbl_Tile
PzMem :
XAieGbl_RegShimDmaCh
PzStr :
XAieGbl_RegShimDmaCh
Copyright © 2015 Xilinx Inc. All rights reserved.