![]() |
aiengine
Xilinx SDK Drivers API Documentation
|
This typedef contains the attributes for Stream switch slave slot config register. More...
Data Fields | |
u32 | RegOff |
Register offset. More... | |
XAieGbl_RegFldAttr | Id |
Slot ID bit field attributes. More... | |
XAieGbl_RegFldAttr | Mask |
Slot Mask bit field attributes. More... | |
XAieGbl_RegFldAttr | En |
Slot enable bit field attributes. More... | |
XAieGbl_RegFldAttr | Msel |
Slot msel bit field attributes. More... | |
XAieGbl_RegFldAttr | Arb |
Slot arbitrator bit field attributes. More... | |
This typedef contains the attributes for Stream switch slave slot config register.
XAieGbl_RegFldAttr XAieGbl_RegStrmSlot::Arb |
Slot arbitrator bit field attributes.
XAieGbl_RegFldAttr XAieGbl_RegStrmSlot::En |
Slot enable bit field attributes.
Referenced by XAieTile_StrmConfigSlvSlot().
XAieGbl_RegFldAttr XAieGbl_RegStrmSlot::Id |
Slot ID bit field attributes.
XAieGbl_RegFldAttr XAieGbl_RegStrmSlot::Mask |
Slot Mask bit field attributes.
XAieGbl_RegFldAttr XAieGbl_RegStrmSlot::Msel |
Slot msel bit field attributes.
u32 XAieGbl_RegStrmSlot::RegOff |
Register offset.
Referenced by XAieTile_StrmConfigSlvSlot().