Name
Last modified
Size
Parent Directory
-
sstate:fpga-manager-util:zynqmp_generic-xilinx-linux:xilinx+gitAUTOINC+f2642103e9:r0:zynqmp_generic:3:823e16aa6548008965e50ab2dd4435ee0ba9c12290055c781fd7dc62401f8101_package.tgz.siginfo
2021-09-02 19:36
156K
sstate:python3-matplotlib:cortexa72-cortexa53-xilinx-linux:3.3.2:r0:cortexa72-cortexa53:3:823e1b683ec69e0b7fd44c694d444647e661e06e5f8c9cfa81a8e3970652a592_compile.tgz.siginfo
2021-09-02 19:36
13K
© Copyright 2019 Xilinx Inc.
![[ICO]](/share/theme/icons/blank.png){kind=icon}
![[PARENTDIR]](/share/theme/icons/folder-home.png){kind=icon}
![[ ]](/share/theme/icons/default.png){kind=icon}