

# Xilinx Standalone Library Documentation

## *XilSKey Library v6.5*

UG1191 (2018.2) June 6, 2018

# Table of Contents

## Chapter Overview

<b>Hardware Setup</b> . . . . .	<b>6</b>
Hardware setup for Zynq PL . . . . .	6
Hardware setup for UltraScale or UltraScale+ . . . . .	8
<b>Source Files</b> . . . . .	<b>8</b>

## Chapter BBRAM PL API

<b>Overview</b> . . . . .	<b>10</b>
<b>Example Usage</b> . . . . .	<b>10</b>
<b>Function Documentation</b> . . . . .	<b>11</b>
XiISKey_Bbram_Program . . . . .	11

## Chapter Zynq UltraScale+ MPSoC BBRAM PS API

<b>Overview</b> . . . . .	<b>12</b>
<b>Example Usage</b> . . . . .	<b>12</b>
<b>Function Documentation</b> . . . . .	<b>12</b>
XiISKey_ZynqMp_Bbram_Program . . . . .	12
XiISKey_ZynqMp_Bbram_Zeroise . . . . .	13

## Chapter Zynq eFUSE PS API

<b>Overview</b> . . . . .	<b>14</b>
<b>Example Usage</b> . . . . .	<b>14</b>
<b>Function Documentation</b> . . . . .	<b>14</b>
XiISKey_EfusePs_Write . . . . .	14
XiISKey_EfusePs_Read . . . . .	15
XiISKey_EfusePs_ReadStatus . . . . .	15

## Chapter Zynq UltraScale+ MPSoC eFUSE PS API

<b>Overview</b> . . . . .	<b>17</b>
<b>Example Usage</b> . . . . .	<b>17</b>
<b>Function Documentation</b> . . . . .	<b>18</b>
XiISKey_ZynqMp_EfusePs_CheckAesKeyCrc . . . . .	18

XilSKey_ZynqMp_EfusePs_ReadUserFuse . . . . .	18
XilSKey_ZynqMp_EfusePs_ReadPpk0Hash . . . . .	19
XilSKey_ZynqMp_EfusePs_ReadPpk1Hash . . . . .	19
XilSKey_ZynqMp_EfusePs_ReadSpkId . . . . .	20
XilSKey_ZynqMp_EfusePs_ReadDna . . . . .	20
XilSKey_ZynqMp_EfusePs_ReadSecCtrlBits . . . . .	20
XilSKey_ZynqMp_EfusePs_Write . . . . .	21
XilSKey_ZynqMp_EfusePs_WritePufHelprData . . . . .	21
XilSKey_ZynqMp_EfusePs_ReadPufHelprData . . . . .	22
XilSKey_ZynqMp_EfusePs_WritePufChash . . . . .	22
XilSKey_ZynqMp_EfusePs_ReadPufChash . . . . .	23
XilSKey_ZynqMp_EfusePs_WritePufAux . . . . .	23
XilSKey_ZynqMp_EfusePs_ReadPufAux . . . . .	24
XilSKey_Write_Puf_EfusePs_SecureBits . . . . .	24
XilSKey_Read_Puf_EfusePs_SecureBits . . . . .	24
XilSKey_Puf_Debug2 . . . . .	25
XilSKey_Puf_Registration . . . . .	25

## Chapter eFUSE PL API

<b>Overview . . . . .</b>	<b>27</b>
<b>Example Usage . . . . .</b>	<b>27</b>
<b>Function Documentation . . . . .</b>	<b>27</b>
XilSKey_EfusePI_Program . . . . .	27
XilSKey_EfusePI_ReadStatus . . . . .	28
XilSKey_EfusePI_ReadKey . . . . .	29
XilSKey_CrcCalculation . . . . .	29

## Chapter CRC Calculation API

<b>Overview . . . . .</b>	<b>30</b>
<b>Function Documentation . . . . .</b>	<b>30</b>
XilSKey_CrcCalculation . . . . .	30
XilSKey_CrcCalculation_AesKey . . . . .	31

## Chapter User-Configurable Parameters

<b>Overview . . . . .</b>	<b>32</b>
<b>Zynq User-Configurable PS eFUSE Parameters . . . . .</b>	<b>32</b>
<b>Zynq User-Configurable PL eFUSE Parameters . . . . .</b>	<b>34</b>
Overview . . . . .	34
MIO Pins for Zynq PL eFUSE JTAG Operations . . . . .	35

MUX Selection Pin for Zynq PL eFUSE JTAG Operations . . . . .	36
MUX Parameter for Zynq PL eFUSE JTAG Operations . . . . .	36
AES and User Key Parameters . . . . .	37
<b>Zynq User-Configurable PL BBRAM Parameters . . . . .</b>	<b>38</b>
Overview . . . . .	38
MUX Parameter for Zynq BBRAM PL JTAG Operations . . . . .	39
AES and User Key Parameters . . . . .	39
<b>UltraScale or UltraScale+ User-Configurable BBRAM PL Parameters . . . . .</b>	<b>39</b>
Overview . . . . .	39
AES Keys and Related Parameters . . . . .	39
DPA Protection for BBRAM key . . . . .	41
GPIO Pins Used for PL Master JTAG and HWM Signals . . . . .	41
GPIO Channels . . . . .	41
<b>UltraScale or UltraScale+ User-Configurable PL eFUSE Parameters . . . . .</b>	<b>42</b>
Overview . . . . .	42
GPIO Pins Used for PL Master JTAG Signal . . . . .	44
GPIO Channels . . . . .	45
AES Keys and Related Parameters . . . . .	45
<b>Zynq UltraScale+ MPSoC User-Configurable PS eFUSE Parameters . . . . .</b>	<b>48</b>
Overview . . . . .	48
AES Keys and Related Parameters . . . . .	50
User Keys and Related Parameters . . . . .	51
PPK0 Keys and Related Parameters . . . . .	55
PPK1 Keys and Related Parameters . . . . .	56
SPK ID and Related Parameters . . . . .	57
<b>Zynq UltraScale+ MPSoC User-Configurable PS BBRAM Parameters . . . . .</b>	<b>59</b>
<b>Zynq UltraScale+ MPSoC User-Configurable PS PUF Parameters . . . . .</b>	<b>59</b>
<b>Chapter Error Codes</b>	
Overview . . . . .	62
PL eFUSE Error Codes . . . . .	62
PS eFUSE Error Codes . . . . .	65
Zynq UltraScale+ MPSoC BBRAM PS Error Codes . . . . .	70
<b>Chapter Status Codes</b>	
<b>Chapter Procedures</b>	
Zynq eFUSE Writing Procedure Running from DDR as an Application . . . . .	72



Zynq eFUSE Driver Compilation Procedure for OCM . . . . .	72
UltraScale eFUSE Access Procedure . . . . .	73
UltraScale BBRAM Access Procedure . . . . .	73

## Appendix Additional Resources and Legal Notices

## Overview

The XilSKey library provides APIs for programming and reading eFUSE bits and for programming the battery-backed RAM (BBRAM) of Zynq®-7000 All Programmable SoC, UltraScale™, UltraScale+™ and the Zynq UltraScale+ MPSoC devices.

- In Zynq-7000 devices:
  - PS eFUSE holds the RSA primary key hash bits and user feature bits, which can enable or disable some Zynq-7000 processor features.
  - PL eFUSE holds the AES key, the user key and some of the feature bits.
  - PL BBRAM holds the AES key.
- In UltraScale or UltraScale+:
  - PL eFuse holds the AES key, 32 bit and 128 bit user key, RSA hash and some of the feature bits.
  - PL BBRAM holds AES key with or without DPA protection enable or obfuscated key programming.
- In Zynq UltraScale+ MPSoC:
  - PS eFUSE holds the AES key, the user fuses, PPK0 and PPK1 hash, SPK ID and some user feature bits which can be used to enable or disable some Zynq UltraScale+ MPSoC features.
  - BBRAM holds the AES key.

---

## Hardware Setup

This section describes the hardware setup required for programming PL BBRAM or PL eFUSE.

### Hardware setup for Zynq PL

This chapter describes the hardware setup required for programming BBRAM or eFUSE of Zynq PL devices. PL eFUSE or PL BBRAM is accessed through PS via MIO pins which are used for communication PL eFUSE or PL BBRAM through JTAG signals, these can be changed depending on the hardware setup.

A hardware setup which dedicates four MIO pins for JTAG signals should be used and the MIO pins should be mentioned in application header file (xilskey\_input.h). There should be a method to download this example and have the MIO pins connected to JTAG before running this application. You can change the listed pins at your discretion.

## MUX Usage Requirements

To write the PL eFUSE or PL BBRAM using a driver you must:

- Use four MIO lines (TCK,TMS,TDO,TDI)
- Connect the MIO lines to a JTAG port

If you want to switch between the external JTAG and JTAG operation driven by the MIOs, you must:

- Include a MUX between the external JTAG and the JTAG operation driven by the MIOs
- Assign a MUX selection PIN

To rephrase, to select JTAG for PL eFUSE or PL BBRAM writing, you must define the following:

- The MIOs used for JTAG operations (TCK,TMS,TDI,TDO).
- The MIO used for the MUX Select Line.
- The Value on the MUX Select line, to select JTAG for PL eFUSE or PL BBRAM writing.

The following graphic illustrates the correct MUX usage.




Figure 1.1: MUX Usage

### Note

If you use the Vivado® Device Programmer tool to burn PL eFUSEs, there is no need for MUX circuitry or MIO pins.

## Hardware setup for UltraScale or UltraScale+

This chapter describes the hardware setup required for programming BBRAM or eFUSE of UltraScale devices. Accessing UltraScale MicroBlaze eFuse is done by using block RAM initialization. UltraScale eFUSE programming is done through MASTER JTAG. Crucial Programming sequence will be taken care by Hardware module. It is mandatory to add Hardware module in the design. Use hardware module's vhd code and instructions provided to add Hardware module in the design.

- You need to add the Master JTAG primitive to design, that is, the MASTER\_JTAG\_inst instantiation has to be performed and AXI GPIO pins have to be connected to TDO, TDI, TMS and TCK signals of the MASTER\_JTAG primitive.
- For programming eFUSE, along with master JTAG, hardware module(HWM) has to be added in design and it's signals XSK\_EFUSEPL\_AXI\_GPIO\_HWM\_READY , XSK\_EFUSEPL\_AXI\_GPIO\_HWM\_END and XSK\_EFUSEPL\_AXI\_GPIO\_HWM\_START, needs to be connected to AXI GPIO pins to communicate with HWM. Hardware module is not mandatory for programming BBRAM. If your design has a HWM, it is not harmful for accessing BBRAM.
- All inputs (Master JTAG's TDO and HWM's HWM\_READY, HWM\_END) and all outputs (Master JTAG TDI, TMS, TCK and HWM's HWM\_START) can be connected in one channel (or) inputs in one channel and outputs in other channel.
- Some of the outputs of GPIO in one channel and some others in different channels are not supported.
- The design should contain AXI BRAM control memory mapped (1MB).

### Note

MASTER\_JTAG will disable all other JTAGs.

For providing inputs of MASTER JTAG signals and HWM signals connected to the GPIO pins and GPIO channels, refer GPIO Pins Used for PL Master JTAG Signal and GPIO Channels sections of the UltraScale User-Configurable PL eFUSE Parameters and UltraScale User-Configurable PL BBRAM Parameters. The procedure for programming BBRAM of eFUSE of UltraScale or UltraScale+ can be referred at UltraScale BBRAM Access Procedure and UltraScale eFUSE Access Procedure.

---

## Source Files

The following is a list of eFUSE and BBRAM application project files, folders and macros.

- `xilskey_efuse_example.c`: This file contains the main application code. The file helps in the PS/PL structure initialization and writes/reads the PS/PL eFUSE based on the user settings provided in the `xilskey_input.h` file.
- `xilskey_input.h`: This file contains all the actions that are supported by the eFUSE library. Using the preprocessor directives given in the file, you can read/write the bits in the PS/PL eFUSE. More explanation of each directive is provided in the following sections. Burning or reading the PS/PL eFUSE bits is based on the values set in the `xilskey_input.h` file. Also contains GPIO pins and channels connected to MASTER JTAG primitive and hardware module to access Ultrascale eFUSE.  
In this file:

- specify the 256 bit key to be programmed into BBRAM.
  - specify the AES(256 bit) key, User (32 bit and 128 bit) keys and RSA key hash(384 bit) key to be programmed into UltraScale eFUSE.
  - XSK\_EFUSEPS\_DRIVER: Define to enable the writing and reading of PS eFUSE.
  - XSK\_EFUSEPL\_DRIVER: Define to enable the writing of PL eFUSE.
- `xilskey_bbram_example.c`: This file contains the example to program a key into BBRAM and verify the key.

#### Note

This algorithm only works when programming and verifying key are both executed in the recommended order.

- `xilskey_efuseps_zynqmp_example.c`: This file contains the example code to program the PS eFUSE and read back of eFUSE bits from the cache.
- `xilskey_efuseps_zynqmp_input.h`: This file contains all the inputs supported for eFUSE PS of Zynq UltraScale+ MPSoC. eFUSE bits are programmed based on the inputs from the `xilskey_efuseps_zynqmp_input.h` file.
- `xilskey_bbramps_zynqmp_example.c`: This file contains the example code to program and verify BBRAM key. Default is zero. You can modify this key on top of the file.
- `xilskey_bbram_ultrascale_example.c`: This file contains example code to program and verify BBRAM key of UltraScale.

#### Note

Programming and verification of BBRAM key cannot be done separately.

- `xilskey_bbram_ultrascale_input.h`: This file contains all the preprocessor directives you need to provide. In this file, specify BBRAM AES key or Obfuscated AES key to be programmed, DPA protection enable and, GPIO pins and channels connected to MASTER JTAG primitive.
- `xilskey_puf_registration.c`: This file contains all the PUF related code. This example illustrates PUF registration and generating black key and programming eFUSE with PUF helper data, CHash and Auxiliary data along with the Black key.
- `xilskey_puf_registration.h`: This file contains all the preprocessor directives based on which read/write the eFUSE bits and Syndrome data generation. More explanation of each directive is provided in the following sections.



---

**WARNING:** *Ensure that you enter the correct information before writing or 'burning' eFUSE bits. Once burned, they cannot be changed. The BBRAM key can be programmed any number of times.*

---

#### Note

POR reset is required for the eFUSE values to be recognized.

# BBRAM PL API

---

## Overview

This chapter provides a linked summary and detailed descriptions of the battery-backed RAM (BBRAM) APIs of Zynq® PL and UltraScale™ devices.

---

## Example Usage

- Zynq BBRAM PL example usage:
  - The Zynq BBRAM PL example application should contain the `xilskey_bbram_example.c` and `xilskey_input.h` files.
  - You should provide user configurable parameters in the `xilskey_input.h` file. For more information, refer [Zynq User-Configurable PL BBRAM Parameters](#).
- UltraScale BBRAM example usage:
  - The UltraScale BBRAM example application should contain the `xilskey_bbram_ultrascale_input.h` and `xilskey_bbram_ultrascale_example.c` files.
  - You should provide user configurable parameters in the `xilskey_bbram_ultrascale_input.h` file. For more information, refer [UltraScale or UltraScale+ User-Configurable BBRAM PL Parameters](#).

### Note

It is assumed that you have set up your hardware prior to working on the example application. For more information, refer [Hardware Setup](#).

---

## Functions

- int [XilSKey\\_Bbram\\_Program](#) (XilSKey\_Bbram \*InstancePtr)

---

## Function Documentation

### int XilSKey\_Bbram\_Program ( XilSKey\_Bbram \* *InstancePtr* )

This function implements the BBRAM algorithm for programming and verifying key. The program and verify will only work together in and in that order.

#### Parameters

<i>InstancePtr</i>	Pointer to XilSKey_Bbram
--------------------	--------------------------

#### Returns

- XST\_FAILURE - In case of failure
- XST\_SUCCESS - In case of Success

#### Note

This function will program BBRAM of Ultrascale and Zynq as well.

# Zynq UltraScale+ MPSoC BBRAM PS API

## Overview

This chapter provides a linked summary and detailed descriptions of the battery-backed RAM (BBRAM) APIs for Zynq® UltraScale+™ MPSoC devices.

## Example Usage

- The Zynq UltraScale+ MPSoC example application should contain the `xilskey_bbramps_zynqmp_example.c` file.
- User configurable key can be modified in the same file (`xilskey_bbramps_zynqmp_example.c`), at the `XSK_ZYNQMP_BBRAMPS_AES_KEY` macro.

## Functions

- `u32 XilSKey_ZynqMp_Bbram_Program (u32 *AesKey)`
- `void XilSKey_ZynqMp_Bbram_Zeroise ()`

## Function Documentation

### `u32 XilSKey_ZynqMp_Bbram_Program ( u32 * AesKey )`

This function implements the BBRAM programming and verifying the key written. Program and verification of AES will work only together. CRC of the provided key will be calculated internally and verified.

#### Parameters

<code>AesKey</code>	Pointer to the key which has to be programmed.
---------------------	--



### Returns

- Error code from XskZynqMp\_Ps\_Bbram\_ErrorCodes enum if it fails
- XST\_SUCCESS if programming is done.

## void XiISKey\_ZynqMp\_Bbram\_Zeroise ( )

This function zeroize's Bbram Key.

### Parameters

<i>None.</i>	
--------------	--

### Returns

None.

### Note

BBRAM key will be zeroized.

# Zynq eFUSE PS API

## Overview

This chapter provides a linked summary and detailed descriptions of the Zynq eFUSE PS APIs.

## Example Usage

- The Zynq eFUSE PS example application should contain the `xilskey_efuse_example.c` and the `xilskey_input.h` files.
- There is no need of any hardware setup. By default, both the eFUSE PS and PL are enabled in the application. You can comment 'XSK\_EFUSEPL\_DRIVER' to execute only the PS. For more details, refer [Zynq User-Configurable PS eFUSE Parameters](#).

## Functions

- u32 [XilSKey\\_EfusePs\\_Write](#) (XilSKey\_EPs \*PsInstancePtr)
- u32 [XilSKey\\_EfusePs\\_Read](#) (XilSKey\_EPs \*PsInstancePtr)
- u32 [XilSKey\\_EfusePs\\_ReadStatus](#) (XilSKey\_EPs \*InstancePtr, u32 \*StatusBits)

## Function Documentation

### u32 XilSKey\_EfusePs\_Write ( XilSKey\_EPs \* InstancePtr )

PS eFUSE interface functions.  
PS eFUSE interface functions.

#### Parameters

<i>InstancePtr</i>	Pointer to the PsEfuseHandle which describes which PS eFUSE bit should be burned.
--------------------	---

### Returns

- XST\_SUCCESS.
- In case of error, value is as defined in xilskey\_utils.h. Error value is a combination of Upper 8 bit value and Lower 8 bit value. For example, 0x8A03 should be checked in error.h as 0x8A00 and 0x03. Upper 8 bit value signifies the major error and lower 8 bit values tell more precisely.

### Note

When called, this API initializes the timer, XADC subsystems. Unlocks the PS eFUSE controller. Configures the PS eFUSE controller. Writes the hash and control bits if requested. Programs the PS eFUSE to enable the RSA authentication if requested. Locks the PS eFUSE controller. Returns an error if: The reference clock frequency is not in between 20 and 60 MHz. The system not in a position to write the requested PS eFUSE bits (because the bits are already written or not allowed to write). The temperature and voltage are not within range.

## u32 XiISKey\_EfusePs\_Read ( XiISKey\_EPs \* InstancePtr )

This function is used to read the PS eFUSE.

### Parameters

<i>InstancePtr</i>	Pointer to the PsEfuseHandle which describes which PS eFUSE should be burned.
--------------------	---

### Returns

- XST\_SUCCESS no errors occurred.
- In case of error, value is as defined in xilskey\_utils.h. Error value is a combination of Upper 8 bit value and Lower 8 bit value. For example, 0x8A03 should be checked in error.h as 0x8A00 and 0x03. Upper 8 bit value signifies the major error and lower 8 bit values tell more precisely.

### Note

When called: This API initializes the timer, XADC subsystems. Unlocks the PS eFUSE Controller. Configures the PS eFUSE Controller and enables read-only mode. Reads the PS eFUSE (Hash Value), and enables read-only mode. Locks the PS eFUSE Controller. Returns error if: The reference clock frequency is not in between 20 and 60MHz. Unable to unlock PS eFUSE controller or requested address corresponds to restricted bits. Temperature and voltage are not within range.

## u32 XiISKey\_EfusePs\_ReadStatus ( XiISKey\_EPs \* InstancePtr, u32 \* StatusBits )

This function is used to read the PS efuse status register.



### Parameters

<i>InstancePtr</i>	Pointer to the PS eFUSE instance.
<i>StatusBits</i>	Buffer to store the status register read.

### Returns

- XST\_SUCCESS.
- XST\_FAILURE

### Note

This API unlocks the controller and reads the Zynq PS eFUSE status register.

# Zynq UltraScale+ MPSoC eFUSE PS API

## Overview

This chapter provides a linked summary and detailed descriptions of the Zynq MPSoC UltraScale+ eFUSE PS APIs.

## Example Usage

- For programming eFUSE other than PUF, the Zynq UltraScale+ MPSoC example application should contain the `xilskkey_efuseps_zynqmp_example.c` and the `xilskkey_efuseps_zynqmp_input.h` files.
- For PUF registration and programming PUF, the the Zynq UltraScale+ MPSoC example application should contain the `xilskkey_puf_registration.c` and the `xilskkey_puf_registration.h` files.
- For more details on the user configurable parameters, refer [Zynq UltraScale+ MPSoC User-Configurable PS eFUSE Parameters](#) and [Zynq UltraScale+ MPSoC User-Configurable PS PUF Parameters](#).

## Functions

- `u32 XilSKey_ZynqMp_EfusePs_CheckAesKeyCrc` (`u32 CrcValue`)
- `u32 XilSKey_ZynqMp_EfusePs_ReadUserFuse` (`u32 *UseFusePtr`, `u8 UserFuse_Num`, `u8 ReadOption`)
- `u32 XilSKey_ZynqMp_EfusePs_ReadPpk0Hash` (`u32 *Ppk0Hash`, `u8 ReadOption`)
- `u32 XilSKey_ZynqMp_EfusePs_ReadPpk1Hash` (`u32 *Ppk1Hash`, `u8 ReadOption`)
- `u32 XilSKey_ZynqMp_EfusePs_ReadSpkId` (`u32 *SpkId`, `u8 ReadOption`)
- `void XilSKey_ZynqMp_EfusePs_ReadDna` (`u32 *DnaRead`)
- `u32 XilSKey_ZynqMp_EfusePs_ReadSecCtrlBits` (`XilSKey_SecCtrlBits *ReadBackSecCtrlBits`, `u8 ReadOption`)
- `u32 XilSKey_ZynqMp_EfusePs_Write` (`XilSKey_ZynqMpEPs *InstancePtr`)
- `u32 XilSKey_ZynqMp_EfusePs_WritePufHelprData` (`XilSKey_Puf *InstancePtr`)
- `u32 XilSKey_ZynqMp_EfusePs_ReadPufHelprData` (`u32 *Address`)
- `u32 XilSKey_ZynqMp_EfusePs_WritePufChash` (`XilSKey_Puf *InstancePtr`)
- `u32 XilSKey_ZynqMp_EfusePs_ReadPufChash` (`u32 *Address`, `u8 ReadOption`)
- `u32 XilSKey_ZynqMp_EfusePs_WritePufAux` (`XilSKey_Puf *InstancePtr`)



- u32 [XilSKey\\_ZynqMp\\_EfusePs\\_ReadPufAux](#) (u32 \*Address, u8 ReadOption)
- u32 [XilSKey\\_Write\\_Puf\\_EfusePs\\_SecureBits](#) (XilSKey\_Puf\_Secure \*WriteSecureBits)
- u32 [XilSKey\\_Read\\_Puf\\_EfusePs\\_SecureBits](#) (XilSKey\_Puf\_Secure \*SecureBitsRead, u8 ReadOption)
- u32 [XilSKey\\_Puf\\_Debug2](#) (XilSKey\_Puf \*InstancePtr)
- u32 [XilSKey\\_Puf\\_Registration](#) (XilSKey\_Puf \*InstancePtr)

---

## Function Documentation

### **u32 XilSKey\_ZynqMp\_EfusePs\_CheckAesKeyCrc ( u32 CrcValue )**

This function performs CRC check of AES key.

#### Parameters

<i>CrcValue</i>	32 bit CRC of expected AES key.
-----------------	---------------------------------

#### Returns

XST\_SUCCESS - On success  
ErrorCode - on Failure

#### Note

For Calculating CRC of AES key use [XilSKey\\_CrcCalculation\(\)](#) API or [XilSKey\\_CrcCalculation\\_AesKey\(\)](#) API.

### **u32 XilSKey\_ZynqMp\_EfusePs\_ReadUserFuse ( u32 \*UseFusePtr, u8 UserFuse\_Num, u8 ReadOption )**

This function is used to read user fuse from efuse or cache based on user's read option.

#### Parameters

<i>UseFusePtr</i>	Pointer to an array which holds the readback user fuse in.
<i>UserFuse_Num</i>	A variable which holds the user fuse number. Range is (User fuses: 0 to 7)
<i>ReadOption</i>	A variable which has to be provided by user based on this input reading is happend from cache or from efuse array. <ul style="list-style-type: none"><li>• 0 Reads from cache</li><li>• 1 Reads from efuse array</li></ul>



### Returns

XST\_SUCCESS - On success ErrorCode - on Failure

## **u32 XilSKey\_ZynqMp\_EfusePs\_ReadPpk0Hash ( u32 \* Ppk0Hash, u8 ReadOption )**

This function is used to read PPK0 hash from efuse or cache based on user's read option.

### Parameters

<i>Ppk0Hash</i>	A pointer to an array which holds the readback PPK0 hash in.
<i>ReadOption</i>	A variable which has to be provided by user based on this input reading is happend from cache or from efuse array. <ul style="list-style-type: none"><li>• 0 Reads from cache</li><li>• 1 Reads from efuse array</li></ul>

### Returns

XST\_SUCCESS - On success ErrorCode - on Failure

## **u32 XilSKey\_ZynqMp\_EfusePs\_ReadPpk1Hash ( u32 \* Ppk1Hash, u8 ReadOption )**

This function is used to read PPK1 hash from efuse or cache based on user's read option.

### Parameters

<i>Ppk1Hash</i>	Pointer to an array which holds the readback PPK1 hash in.
<i>ReadOption</i>	A variable which has to be provided by user based on this input reading is happend from cache or from efuse array. <ul style="list-style-type: none"><li>• 0 Reads from cache</li><li>• 1 Reads from efuse array</li></ul>



### Returns

XST\_SUCCESS - On success ErrorCode - on Failure

## **u32 XiISKey\_ZynqMp\_EfusePs\_ReadSpkId ( u32 \* SpkId, u8 ReadOption )**

This function is used to read SPKID from efuse or cache based on user's read option.

### Parameters

<i>SpkId</i>	Pointer to a 32 bit variable which holds SPK ID.
<i>ReadOption</i>	A variable which has to be provided by user based on this input reading is happend from cache or from efuse array. <ul style="list-style-type: none"><li>• 0 Reads from cache</li><li>• 1 Reads from efuse array</li></ul>

### Returns

XST\_SUCCESS - On success ErrorCode - on Failure

## **void XiISKey\_ZynqMp\_EfusePs\_ReadDna ( u32 \* DnaRead )**

This function is used to read DNA from efuse.

### Parameters

<i>DnaRead</i>	Pointer to 32 bit variable which holds the readback DNA in.
----------------	---

### Returns

None.

## **u32 XiISKey\_ZynqMp\_EfusePs\_ReadSecCtrlBits ( XiISKey\_SecCtrlBits \* ReadBackSecCtrlBits, u8 ReadOption )**

This function is used to read the PS efuse secure control bits from cache or eFUSE based on user input provided.

### Parameters

<i>ReadBackSecCtrlBits</i>	Pointer to the XilSKey_SecCtrlBits which holds the read secure control bits.
<i>ReadOption</i>	Variable which has to be provided by user based on this input reading is happend from cache or from efuse array. <ul style="list-style-type: none"> <li>• 0 Reads from cache</li> <li>• 1 Reads from efuse array</li> </ul>

### Returns

- XST\_SUCCESS if reads successfully
- XST\_FAILURE if reading is failed

### Note

Cache reload is required for obtaining updated values for ReadOption 0.

## u32 XilSKey\_ZynqMp\_EfusePs\_Write ( XilSKey\_ZynqMpEPs \* InstancePtr )

This function is used to program the PS efuse of ZynqMP, based on user inputs.

### Parameters

<i>InstancePtr</i>	Pointer to the XilSKey_ZynqMpEPs.
--------------------	-----------------------------------

### Returns

- XST\_SUCCESS if programs successfully.
- Errorcode on failure

### Note

On successful efuse programming cache is been reloaded, so programmed efuse bits can directly read from efuse cache.

## u32 XilSKey\_ZynqMp\_EfusePs\_WritePufHelprData ( XilSKey\_Puf \* InstancePtr )

This function programs the PS efuse's with puf helper data of ZynqMp.

### Parameters

<i>InstancePtr</i>	Pointer to the XilSKey_Puf instance.
--------------------	--------------------------------------

### Returns

- XST\_SUCCESS if programs successfully.
- Errorcode on failure

### Note

To generate PufSyndromeData please use XilSKey\_Puf\_Registration API

## **u32 XilSKey\_ZynqMp\_EfusePs\_ReadPufHelperData ( u32 \* Address )**

This function reads the puf helper data from eFUSE.

### Parameters

<i>Address</i>	Pointer to data array which holds the Puf helper data read from ZynqMp efuse.
----------------	---

### Returns

- XST\_SUCCESS if reads successfully.
- Errorcode on failure.

### Note

This function only reads from eFUSE non-volatile memory. There is no option to read from Cache.

## **u32 XilSKey\_ZynqMp\_EfusePs\_WritePufChash ( XilSKey\_Puf \* InstancePtr )**

This API programs eFUSE with CHash value.

### Parameters

<i>InstancePtr</i>	Pointer to the XilSKey_Puf instance.
--------------------	--------------------------------------

### Returns

- XST\_SUCCESS if chash is programmed successfully.
- Errorcode on failure

### Note

To generate CHash value please use XilSKey\_Puf\_Registration API



## **u32 XilSKey\_ZynqMp\_EfusePs\_ReadPufChash ( u32 \* Address, u8 ReadOption )**

This API reads efuse puf CHash Data from efuse array or cache based on the user read option.

### Parameters

<i>Address</i>	Pointer which holds the read back value of chash
<i>ReadOption</i>	A u8 variable which has to be provided by user based on this input reading is happend from cache or from efuse array. <ul style="list-style-type: none"><li>• 0(XSK_EFUSEPS_READ_FROM_CACHE)Reads from cache</li><li>• 1(XSK_EFUSEPS_READ_FROM_EFUSE)Reads from efuse array</li></ul>

### Returns

- XST\_SUCCESS if programs successfully.
- Errorcode on failure

### Note

Cache reload is required for obtaining updated values for ReadOption 0.

## **u32 XilSKey\_ZynqMp\_EfusePs\_WritePufAux ( XilSKey\_Puf \* InstancePtr )**

This API programs efuse puf Auxiliary Data.

### Parameters

<i>InstancePtr</i>	Pointer to the XilSKey_Puf instance.
--------------------	--------------------------------------

### Returns

- XST\_SUCCESS if programs successfully.
- Errorcode on failure

### Note

To generate Auxiliary data please use the below API [u32 XilSKey\\_Puf\\_Registration\(XilSKey\\_Puf \\*InstancePtr\)](#)



## **u32 XilSKey\_ZynqMp\_EfusePs\_ReadPufAux ( u32 \* Address, u8 ReadOption )**

This API reads efuse puf Auxiliary Data from efuse array or cache based on user read option.

### Parameters

<i>Address</i>	Pointer which holds the read back value of Auxiliary
<i>ReadOption</i>	A u8 variable which has to be provided by user based on this input reading is happend from cache or from efuse array. <ul style="list-style-type: none"><li>• 0(XSK_EFUSEPS_READ_FROM_CACHE)Reads from cache</li><li>• 1(XSK_EFUSEPS_READ_FROM_EFUSE)Reads from efuse array</li></ul>

### Returns

- XST\_SUCCESS if programs successfully.
- Errorcode on failure

### Note

Cache reload is required for obtaining updated values for ReadOption 0.

## **u32 XilSKey\_Write\_Puf\_EfusePs\_SecureBits ( XilSKey\_Puf\_Secure \* WriteSecureBits )**

This function programs the eFUSE PUF secure bits.

### Parameters

<i>WriteSecureBits</i>	Pointer to the XilSKey_Puf_Secure structure
------------------------	---

### Returns

XST\_SUCCESS - On success  
ErrorCode - on Failure

## **u32 XilSKey\_Read\_Puf\_EfusePs\_SecureBits ( XilSKey\_Puf\_Secure \* SecureBitsRead, u8 ReadOption )**

This function is used to read the PS efuse PUF secure bits from cache or from eFUSE array based on user selection.

### Parameters

<i>SecureBits</i>	Pointer to the XilSKey_Puf_Secure which holds the read eFUSE secure bits of PUF.
<i>ReadOption</i>	<p>A u8 variable which has to be provided by user based on this input reading is happened from cache or from efuse array.</p> <ul style="list-style-type: none"> <li>• 0(XSK_EFUSEPS_READ_FROM_CACHE) Reads from cache</li> <li>• 1(XSK_EFUSEPS_READ_FROM_EFUSE) Reads from efuse array</li> </ul>

### Returns

XST\_SUCCESS - On success ErrorCode - on Failure

## u32 XilSKey\_Puf\_Debug2 ( XilSKey\_Puf \* InstancePtr )

PUF Debug 2 operation.

### Parameters

<i>InstancePtr</i>	Pointer to the XilSKey_Puf instance.
--------------------	--------------------------------------

### Returns

- XST\_SUCCESS if debug 2 mode was successful.
- ERROR if registration was unsuccessful.

### Note

Updates the Debug 2 mode result @ InstancePtr->Debug2Data

## u32 XilSKey\_Puf\_Registration ( XilSKey\_Puf \* InstancePtr )

PUF Registration/Re-registration.

### Parameters

<i>InstancePtr</i>	Pointer to the XilSKey_Puf instance.
--------------------	--------------------------------------

### Returns

- XST\_SUCCESS if registration/re-registration was successful.
- ERROR if registration was unsuccessful



**Note**

Updates the syndrome data @ InstancePtr->SyndromeData

## eFUSE PL API

---

### Overview

This chapter provides a linked summary and detailed descriptions of the eFUSE APIs of Zynq eFUSE PL and UltraScale eFUSE.

---

### Example Usage

- The Zynq eFUSE PL and UltraScale example application should contain the `xilskey_efuse_example.c` and the `xilskey_input.h` files.
  - By default, both the eFUSE PS and PL are enabled in the application. You can comment 'XSK\_EFUSEPL\_DRIVER' to execute only the PS.
  - For UltraScale, it is mandatory to comment 'XSK\_EFUSEPS\_DRIVER' else the example will generate an error.
  - For more details on the user configurable parameters, refer [Zynq User-Configurable PL eFUSE Parameters](#) and [UltraScale or UltraScale+ User-Configurable PL eFUSE Parameters](#).
  - Requires hardware setup to program PL eFUSE of Zynq or UltraScale.
- 

### Functions

- u32 [XilSKey\\_EfusePI\\_Program](#) (XilSKey\_EPI \*PIInstancePtr)
  - u32 [XilSKey\\_EfusePI\\_ReadStatus](#) (XilSKey\_EPI \*InstancePtr, u32 \*StatusBits)
  - u32 [XilSKey\\_EfusePI\\_ReadKey](#) (XilSKey\_EPI \*InstancePtr)
  - u32 [XilSKey\\_CrcCalculation](#) (u8 \*Key)
- 

### Function Documentation

#### **u32 XilSKey\_EfusePI\_Program ( XilSKey\_EPI \* InstancePtr )**

Programs PL eFUSE with input data given through InstancePtr.



When called, this API: Initializes the timer, XADC/xsysmon and JTAG server subsystems. Writes the AES & User Keys if requested. In UltraScale, if requested it also programs the RSA Hash Writes the Control Bits if requested. Returns an error if: In Zynq the reference clock frequency is not in between 20 and 60 MHz. The PL DAP ID is not identified. The system is not in a position to write the requested PL eFUSE bits (because the bits are already written or not allowed to write) Temperature and voltage are not within range.

#### Parameters

<i>InstancePtr</i>	Pointer to PL eFUSE instance which holds the input data to be written to PL eFUSE.
--------------------	--

#### Returns

- XST\_FAILURE - In case of failure
- XST\_SUCCESS - In case of Success

#### Note

In Zynq Updates the global variable ErrorCode with error code(if any).

### **u32 XiISKey\_EfusePI\_ReadStatus ( XiISKey\_EPI \* InstancePtr, u32 \* StatusBits )**

Reads the PL efuse status bits and gets all secure and control bits.

#### Parameters

<i>InstancePtr</i>	Pointer to PL eFUSE instance.
<i>StatusBits</i>	Buffer to store the status bits read.

#### Returns

- XST\_FAILURE - In case of failure
- XST\_SUCCESS - In case of Success

#### Note

In Zynq Updates the global variable ErrorCode with error code(if any).



## u32 XilSKey\_EfusePI\_ReadKey ( XilSKey\_EPI \* InstancePtr )

Reads the PL efuse keys and stores them in the corresponding arrays in instance structure, it initializes the timer, XADC and JTAG server subsystems, if not already done so.

In Zynq - Reads AES key and User keys In Ultrascale - 32 bit and 128 bit User keys and RSA hash But in Ultrascale AES key cannot be read directly it can be verified with CRC check, for that we need to update the instance with 32 bit CRC value, API updates whether provided CRC value is matched with actuals or not. To calculate the CRC of expected AES key one can use any of the following APIs [XilSKey\\_CrcCalculation\(\)](#) or [XilSkey\\_CrcCalculation\\_AesKey\(\)](#)

### Parameters

<i>InstancePtr</i>	Pointer to PL eFUSE instance.
--------------------	-------------------------------

### Returns

- XST\_FAILURE - In case of failure
- XST\_SUCCESS - In case of Success

### Note

In Zynq updates the global variable ErrorCode with error code(if any).

## u32 XilSKey\_CrcCalculation ( u8 \* Key )

Calculates CRC value of provided key, this API expects key in string format.

### Parameters

<i>Key</i>	is the string contains AES key in hexa decimal of length less than or equal to 64.
------------	--

### Returns

On Success returns the Crc of AES key value. On failure returns the error code

- when string length is greater than 64

### Note

This API calculates CRC of AES key for Ultrascale Microblaze's PL eFuse and ZynqMp UltraScale PS eFuse. If length of the string provided is lesser than 64, API appends the string with zeros.

# CRC Calculation API

## Overview

This chapter provides a linked summary and detailed descriptions of the CRC calculation APIs. For UltraScale and Zynq UltraScale+ MPSoC devices, programmed AES cannot be read back. The programmed AES key can only be confirmed by doing CRC check of AES key.

## Functions

- u32 [XilSKey\\_CrcCalculation](#) (u8 \*Key)
- u32 [XilSKey\\_CrcCalculation\\_AesKey](#) (u8 \*Key)

## Function Documentation

### u32 XilSKey\_CrcCalculation ( u8 \* Key )

Calculates CRC value of provided key, this API expects key in string format.

#### Parameters

<i>Key</i>	is the string contains AES key in hexa decimal of length less than or equal to 64.
------------	--

#### Returns

On Success returns the Crc of AES key value. On failure returns the error code

- when string length is greater than 64

#### Note

This API calculates CRC of AES key for Ultrascale Microblaze's PL eFuse and ZynqMp UltraScale PS eFuse. If length of the string provided is lesser than 64, API appends the string with zeros.



## u32 XiISkey\_CrcCalculation\_AesKey ( u8 \* Key )

Calculates CRC value of the provided key.  
Key should be provided in hexa buffer.

### Parameters

Key	Pointer to an array of size 32 which contains AES key in hexa decimal.
-----	--

### Returns

Crc of provided AES key value.

### Note

This API calculates CRC of AES key for Ultrascale Microblaze's PL eFuse and ZynqMp Ultrascale's PS eFuse. This API calculates CRC on AES key provided in hexa format. To calculate CRC on the AES key in string format please use XiISKey\_CrcCalculation. To call this API one can directly pass array of AES key which exists in an instance. Example for storing key into Buffer: If Key is "123456" buffer should be {0x12 0x34 0x56}

# User-Configurable Parameters

---

## Overview

This chapter provides detailed descriptions of the various user configurable parameters.

---

## Modules

- [Zynq User-Configurable PS eFUSE Parameters](#)
  - [Zynq User-Configurable PL eFUSE Parameters](#)
  - [Zynq User-Configurable PL BBRAM Parameters](#)
  - [UltraScale or UltraScale+ User-Configurable BBRAM PL Parameters](#)
  - [UltraScale or UltraScale+ User-Configurable PL eFUSE Parameters](#)
  - [Zynq UltraScale+ MPSoC User-Configurable PS eFUSE Parameters](#)
  - [Zynq UltraScale+ MPSoC User-Configurable PS BBRAM Parameters](#)
  - [Zynq UltraScale+ MPSoC User-Configurable PS PUF Parameters](#)
- 

## Zynq User-Configurable PS eFUSE Parameters

Define the `XSK_EFUSEPS_DRIVER` macro to use the PS eFUSE.

After defining the macro, provide the inputs defined with `XSK_EFUSEPS_DRIVER` to burn the bits in PS eFUSE. If the bit is to be burned, define the macro as `TRUE`; otherwise define the macro as `FALSE`. For details, refer the following table.

Macro Name	Description
XSK_EFUSEPS_ENABLE_WRITE_PROTECT	<p>Default = FALSE.</p> <p>TRUE to burn the write-protect bits in eFUSE array. Write protect has two bits. When either of the bits is burned, it is considered write-protected. So, while burning the write-protected bits, even if one bit is blown, write API returns success. As previously mentioned, POR reset is required after burning for write protection of the eFUSE bits to go into effect. It is recommended to do the POR reset after write protection. Also note that, after write-protect bits are burned, no more eFUSE writes are possible. If the write-protect macro is TRUE with other macros, write protect is burned in the last iteration, after burning all the defined values, so that for any error while burning other macros will not effect the total eFUSE array. FALSE does not modify the write-protect bits.</p>
XSK_EFUSEPS_ENABLE_RSA_AUTH	<p>Default = FALSE.</p> <p>Use TRUE to burn the RSA enable bit in the PS eFUSE array. After enabling the bit, every successive boot must be RSA-enabled apart from JTAG. Before burning (blowing) this bit, make sure that eFUSE array has the valid PPK hash. If the PPK hash burning is enabled, only after writing the hash successfully, RSA enable bit will be blown. For the RSA enable bit to take effect, POR reset is required. FALSE does not modify the RSA enable bit.</p>
XSK_EFUSEPS_ENABLE_ROM_128K_CRC	<p>Default = FALSE.</p> <p>TRUE burns the ROM 128K CRC bit. In every successive boot, BootROM calculates 128k CRC. FALSE does not modify the ROM CRC 128K bit.</p>
XSK_EFUSEPS_ENABLE_RSA_KEY_HASH	<p>Default = FALSE.</p> <p>TRUE burns (blows) the eFUSE hash, that is given in XSK_EFUSEPS_RSA_KEY_HASH_VALUE when write API is used. TRUE reads the eFUSE hash when the read API is used and is read into structure. FALSE ignores the provided value.</p>

Macro Name	Description
XSK_EFUSEPS_RSA_KEY_HASH_VALUE	Default = 00000000000000000000000000000000 00000000000000000000000000000000 The specified value is converted to a hexadecimal buffer and written into the PS eFUSE array when the write API is used. This value should be the Primary Public Key (PPK) hash provided in string format. The buffer must be 64 characters long: valid characters are 0-9, a-f, and A-F. Any other character is considered an invalid string and will not burn RSA hash. When the <code>Xilsky_EfusePs_Write()</code> API is used, the RSA hash is written, and the <code>XSK_EFUSEPS_ENABLE_RSA_KEY_HASH</code> must have a value of TRUE.
XSK_EFUSEPS_DISABLE_DFT_JTAG	Default = FALSE TRUE disables DFT JTAG permanently. FALSE will not modify the eFuse PS DFT JTAG disable bit.
XSK_EFUSEPS_DISABLE_DFT_MODE	Default = FALSE TRUE disables DFT mode permanently. FALSE will not modify the eFuse PS DFT mode disable bit.

## Zynq User-Configurable PL eFUSE Parameters

### Overview

Define the `XSK_EFUSEPL_DRIVER` macro to use the PL eFUSE.

After defining the macro, provide the inputs defined with `XSK_EFUSEPL_DRIVER` to burn the bits in PL eFUSE bits. If the bit is to be burned, define the macro as TRUE; otherwise define the macro as FALSE. The table below lists the user-configurable PL eFUSE parameters for Zynq® devices.

Macro Name	Description
XSK_EFUSEPL_FORCE_PCYCLE_RECONFIG	Default = FALSE If the value is set to TRUE, then the part has to be power-cycled to be reconfigured. FALSE does not set the eFUSE control bit.
XSK_EFUSEPL_DISABLE_KEY_WRITE	Default = FALSE TRUE disables the eFUSE write to FUSE_AES and FUSE_USER blocks. FALSE does not affect the EFUSE bit.

Macro Name	Description
XSK_EFUSEPL_DISABLE_AES_KEY_READ	Default = FALSE TRUE disables the write to FUSE_AES and FUSE_USER key and disables the read of FUSE_AES. FALSE does not affect the eFUSE bit.
XSK_EFUSEPL_DISABLE_USER_KEY_READ	Default = FALSE. TRUE disables the write to FUSE_AES and FUSE_USER key and disables the read of FUSE_USER. FALSE does not affect the eFUSE bit.
XSK_EFUSEPL_DISABLE_FUSE_CNTRL_WRITE	Default = FALSE. TRUE disables the eFUSE write to FUSE_CTRL block. FALSE does not affect the eFUSE bit.
XSK_EFUSEPL_FORCE_USE_AES_ONLY	Default = FALSE. TRUE forces the use of secure boot with eFUSE AES key only. FALSE does not affect the eFUSE bit.
XSK_EFUSEPL_DISABLE_JTAG_CHAIN	Default = FALSE. TRUE permanently disables the Zynq ARM DAP and PL TAP. FALSE does not affect the eFUSE bit.
XSK_EFUSEPL_BBRAM_KEY_DISABLE	Default = FALSE. TRUE forces the eFUSE key to be used if booting Secure Image. FALSE does not affect the eFUSE bit.

## Modules

- [MIO Pins for Zynq PL eFUSE JTAG Operations](#)
- [MUX Selection Pin for Zynq PL eFUSE JTAG Operations](#)
- [MUX Parameter for Zynq PL eFUSE JTAG Operations](#)
- [AES and User Key Parameters](#)

## MIO Pins for Zynq PL eFUSE JTAG Operations

The table below lists the MIO pins for Zynq PL eFUSE JTAG operations. You can change the listed pins at your discretion.

### Note

The pin numbers listed in the table below are examples. You must assign appropriate pin numbers as per your hardware design.

Pin Name	Pin Number
XSK_EFUSEPL_MIO_JTAG_TDI	(17)
XSK_EFUSEPL_MIO_JTAG_TDO	(18)
XSK_EFUSEPL_MIO_JTAG_TCK	(19)
XSK_EFUSEPL_MIO_JTAG_TMS	(20)

## MUX Selection Pin for Zynq PL eFUSE JTAG Operations

The table below lists the MUX selection pin.

Pin Name	Pin Number	Description
XSK_EFUSEPL_MIO_JTAG_MUX_SELECT	(21)	This pin toggles between the external JTAG or MIO driving JTAG operations.

## MUX Parameter for Zynq PL eFUSE JTAG Operations

The table below lists the MUX parameter.

Parameter Name	Description
XSK_EFUSEPL_MIO_MUX_SEL_DEFAULT_VAL	Default = LOW. LOW writes zero on the MUX select line before PL_eFUSE writing. HIGH writes one on the MUX select line before PL_eFUSE writing.



Parameter Name	Description
XSK_EFUSEPL_USER_HIGH_KEY	<p>Default = 000000</p> <p>The default value is converted to a hexadecimal buffer and written into the PL eFUSE array when the write API is used. This value is the User High Key given in string format. The buffer must be six characters long: valid characters are 0-9, a-f, A-F. Any other character is considered to be an invalid string and does not burn User High Key.</p> <p>To write the User High Key, the XSK_EFUSEPL_PROGRAM_USER_HIGH_KEY must have a value of TRUE.</p>

## Zynq User-Configurable PL BBRAM Parameters

### Overview

The table below lists the MIO pins for Zynq PL BBRAM JTAG operations.

#### Note

The pin numbers listed in the table below are examples. You must assign appropriate pin numbers as per your hardware design.

Pin Name	Pin Number
XSK_BBRAM_MIO_JTAG_TDI	(17)
XSK_BBRAM_MIO_JTAG_TDO	(21)
XSK_BBRAM_MIO_JTAG_TCK	(19)
XSK_BBRAM_MIO_JTAG_TMS	(20)

The table below lists the MUX selection pin for Zynq BBRAM PL JTAG operations.

Pin Name	Pin Number
XSK_BBRAM_MIO_JTAG_MUX_SELECT	(11)

### Modules

- [MUX Parameter for Zynq BBRAM PL JTAG Operations](#)
- [AES and User Key Parameters](#)

## MUX Parameter for Zynq BBRAM PL JTAG Operations

The table below lists the MUX parameter for Zynq BBRAM PL JTAG operations.

Parameter Name	Description
XSK_BBRAM_MIO_MUX_SEL_DEFAULT_VAL	Default = LOW. LOW writes zero on the MUX select line before PL_eFUSE writing. HIGH writes one on the MUX select line before PL_eFUSE writing.

## AES and User Key Parameters

The table below lists the AES and user key parameters.

Parameter Name	Description
XSK_BBRAM_AES_KEY	Default = XX. AES key (in HEX) that must be programmed into BBRAM.
XSK_BBRAM_AES_KEY_SIZE_IN_BITS	Default = 256. Size of AES key. Must be 256 bits.

## UltraScale or UltraScale+ User-Configurable BBRAM PL Parameters

### Overview

Following parameters need to be configured.

Based on your inputs, BBRAM is programmed with the provided AES key.

### Modules

- [AES Keys and Related Parameters](#)
- [DPA Protection for BBRAM key](#)
- [GPIO Pins Used for PL Master JTAG and HWM Signals](#)
- [GPIO Channels](#)

## AES Keys and Related Parameters

The following table shows AES key related parameters.

Parameter Name	Description
XSK_BBRAM_PGM_OBFUSCATED_KEY	<p>Default = FALSE</p> <p>By default XSK_BBRAM_PGM_OBFUSCATED_KEY is FALSE, BBRAM is programmed with a non-obfuscated key provided in XSK_BBRAM_AES_KEY and DPA protection can be either in enabled/disabled state. TRUE programs the BBRAM with key provided in XSK_BBRAM_OBFUSCATED_KEY and DPA protection cannot be enabled.</p>
XSK_BBRAM_OBFUSCATED_KEY	<p>Default = b1c276899d71fb4cdd4a0a7905ea46c2e11f9574d09c7ea23b70b67de713ccd1</p> <p>The value mentioned in this will be converted to hex buffer and the key is programmed into BBRAM, when program API is called. It should be 64 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not program BBRAM.</p> <p><b>Note</b></p> <p>For writing the OBFUSCATED Key, XSK_BBRAM_PGM_OBFUSCATED_KEY should have TRUE value.</p>
XSK_BBRAM_AES_KEY	<p>Default = 00000000000000000524156a63950bcedaf eadcdeabaadee34216615aaaabbaaa</p> <p>The value mentioned in this will be converted to hex buffer and the key is programmed into BBRAM, when program API is called. It should be 64 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not program BBRAM.</p> <p><b>Note</b></p> <p>For programming BBRAM with the key, XSK_BBRAM_PGM_OBFUSCATED_KEY should have a FALSE value.</p>
XSK_BBRAM_AES_KEY_SIZE_IN_BITS	<p>Default= 256</p> <p>Size of AES key must be 256 bits.</p>



## DPA Protection for BBRAM key

The following table shows DPA protection configurable parameter.

Parameter Name	Description
XSK_BBRAM_DPA_PROTECT_ENABLE	Default = FALSE By default, the DPA protection will be in disabled state. TRUE will enable DPA protection with provided DPA count and configuration in XSK_BBRAM_DPA_COUNT and XSK_BBRAM_DPA_MODE respectively. DPA protection cannot be enabled if BBRAM is been programmed with an obfuscated key.
XSK_BBRAM_DPA_COUNT	Default = 0 This input is valid only when DPA protection is enabled. Valid range of values are 1 - 255 when DPA protection is enabled else 0.
XSK_BBRAM_DPA_MODE	Default = XSK_BBRAM_INVALID_CONFIGURATIONS When DPA protection is enabled it can be XSK_BBRAM_INVALID_CONFIGURATIONS or XSK_BBRAM_ALL_CONFIGURATIONS If DPA protection is disabled this input provided over here is ignored.

## GPIO Pins Used for PL Master JTAG and HWM Signals

In Ultrascale the following GPIO pins are used for connecting MASTER\_JTAG pins to access BBRAM. These can be changed depending on your hardware. The table below shows the GPIO pins used for PL MASTER JTAG signals.

Master JTAG Signal	Default PIN Number
XSK_BBRAM_AXI_GPIO_JTAG_TDO	0
XSK_BBRAM_AXI_GPIO_JTAG_TDI	0
XSK_BBRAM_AXI_GPIO_JTAG_TMS	1
XSK_BBRAM_AXI_GPIO_JTAG_TCK	2

## GPIO Channels

The following table shows GPIO channel number.

Parameter	Default Channel Number	Master JTAG Signal Connected
XSK_BBRAM_GPIO_INPUT_CH	2	TDO
XSK_BBRAM_GPIO_OUTPUT_CH	1	TDI, TMS, TCK

### Note

All inputs and outputs of GPIO can be configured in single channel. For example, XSK\_BBRAM\_GPIO\_INPUT\_CH = XSK\_BBRAM\_GPIO\_OUTPUT\_CH = 1 or 2. Among (TDI, TCK, TMS) Outputs of GPIO cannot be connected to different GPIO channels all the 3 signals should be in same channel. TDO can be a other channel of (TDI, TCK, TMS) or the same. DPA protection can be enabled only when programming non-obfuscated key.

## UltraScale or UltraScale+ User-Configurable PL eFUSE Parameters

### Overview

The table below lists the user-configurable PL eFUSE parameters for UltraScale™ devices.

Macro Name	Description
XSK_EFUSEPL_DISABLE_AES_KEY_READ	Default = FALSE TRUE will permanently disable the write to FUSE_AES and check CRC for AES key by programming control bit of FUSE. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPL_DISABLE_USER_KEY_READ	Default = FALSE TRUE will permanently disable the write to 32 bit FUSE_USER and read of FUSE_USER key by programming control bit of FUSE. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPL_DISABLE_SECURE_READ	Default = FALSE TRUE will permanently disable the write to FUSE_Secure block and reading of secure block by programming control bit of FUSE. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPL_DISABLE_FUSE_CNTRL_WRITE	Default = FALSE. TRUE will permanently disable the write to FUSE_CNTRL block by programming control bit of FUSE. FALSE will not modify this control bit of eFuse.

Macro Name	Description
XSK_EFUSEPL_DISABLE_RSA_KEY_READ	Default = FALSE. TRUE will permanently disable the write to FUSE_RSA block and reading of FUSE_RSA Hash by programming control bit of FUSE. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPL_DISABLE_KEY_WRITE	Default = FALSE. TRUE will permanently disable the write to FUSE_AES block by programming control bit of FUSE. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPL_DISABLE_USER_KEY_WRITE	Default = FALSE. TRUE will permanently disable the write to FUSE_USER block by programming control bit of FUSE. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPL_DISABLE_SECURE_WRITE	Default = FALSE. TRUE will permanently disable the write to FUSE_SECURE block by programming control bit of FUSE. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPL_DISABLE_RSA_HASH_WRITE	Default = FALSE. TRUE will permanently disable the write to FUSE_RSA authentication key by programming control bit of FUSE. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPL_DISABLE_128BIT_USER_KEY_WRITE	Default = FALSE. TRUE will permanently disable the write to 128 bit FUSE_USER by programming control bit of FUSE. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPL_ALLOW_ENCRYPTED_ONLY	Default = FALSE. TRUE will permanently allow encrypted bitstream only. FALSE will not modify this Secure bit of eFuse.
XSK_EFUSEPL_FORCE_USE_FUSE_AES_ONLY	Default = FALSE. TRUE then allows only FUSE's AES key as source of encryption FALSE then allows FPGA to configure an unencrypted bitstream or bitstream encrypted using key stored BBRAM or eFuse.
XSK_EFUSEPL_ENABLE_RSA_AUTH	Default = FALSE. TRUE will enable RSA authentication of bitstream FALSE will not modify this secure bit of eFuse.

Macro Name	Description
XSK_EFUSEPL_DISABLE_JTAG_CHAIN	Default = FALSE. TRUE will disable JTAG permanently. FALSE will not modify this secure bit of eFuse.
XSK_EFUSEPL_DISABLE_TEST_ACCESS	Default = FALSE. TRUE will disables Xilinx test access. FALSE will not modify this secure bit of eFuse.
XSK_EFUSEPL_DISABLE_AES_DECRYPTOR	Default = FALSE. TRUE will disables decoder completely. FALSE will not modify this secure bit of eFuse.
XSK_EFUSEPL_ENABLE_OBFUSCATION_EFUSEAES	Default = FALSE. TRUE will enable obfuscation feature for eFUSE AES key.

## Modules

- [GPIO Pins Used for PL Master JTAG Signal](#)
- [GPIO Channels](#)
- [AES Keys and Related Parameters](#)

## GPIO Pins Used for PL Master JTAG Signal

In Ultrascale the following GPIO pins are used for connecting MASTER\_JTAG pins to access BBRAM. These can be changed depending on your hardware. The table below shows the GPIO pins used for PL MASTER JTAG signals.

Master JTAG Signal	Default PIN Number
XSK_EFUSEPL_AXI_GPIO_JTAG_TDO	0
XSK_EFUSEPL_AXI_GPIO_HWM_READY	0
XSK_EFUSEPL_AXI_GPIO_HWM_END	1
XSK_EFUSEPL_AXI_GPIO_JTAG_TDI	2
XSK_EFUSEPL_AXI_GPIO_JTAG_TMS	1
XSK_EFUSEPL_AXI_GPIO_JTAG_TCK	2
XSK_EFUSEPL_AXI_GPIO_HWM_START	3



## GPIO Channels

The following table shows GPIO channel number.

Parameter	Default Channel Number	Master JTAG Signal Connected
XSK_EFUSEPL_GPIO_INPUT_CH	2	TDO
XSK_EFUSEPL_GPIO_OUTPUT_CH	1	TDI, TMS, TCK

### Note

All inputs and outputs of GPIO can be configured in single channel. For example, XSK\_BBRAM\_GPIO\_INPUT\_CH = XSK\_BBRAM\_GPIO\_OUTPUT\_CH = 1 or 2. Among (TDI, TCK, TMS) Outputs of GPIO cannot be connected to different GPIO channels all the 3 signals should be in same channel. TDO can be a other channel of (TDI, TCK, TMS) or the same. DPA protection can be enabled only when programming non-obfuscated key.

## AES Keys and Related Parameters

The following table shows AES key related parameters.

Parameter Name	Description
XSK_EFUSEPL_PROGRAM_AES_KEY_ULTRA	Default = FALSE TRUE will burn the AES key given in XSK_EFUSEPL_AES_KEY. FALSE will ignore the values given.
XSK_EFUSEPL_PROGRAM_USER_KEY_ULTRA	Default = FALSE TRUE will burn 32 bit User key given in XSK_EFUSEPL_USER_KEY. FALSE will ignore the values given.
XSK_EFUSEPL_PROGRAM_RSA_HASH_ULTRA	Default = FALSE TRUE will burn RSA hash given in XSK_EFUSEPL_RSA_KEY_HASH_VALUE. FALSE will ignore the values given.
XSK_EFUSEPL_PROGRAM_USER_KEY_128BIT	Default = FALSE TRUE will burn 128 bit User key given in XSK_EFUSEPL_USER_KEY_128BIT_0, XSK_EFUSEPL_USER_KEY_128BIT_1, XSK_EFUSEPL_USER_KEY_128BIT_2, XSK_EFUSEPL_USER_KEY_128BIT_3 FALSE will ignore the values given.





# Zynq UltraScale+ MPSoC User-Configurable PS eFUSE Parameters

## Overview

The table below lists the user-configurable PS eFUSE parameters for Zynq UltraScale+ MPSoC devices.

Macro Name	Description
XSK_EFUSEPS_AES_RD_LOCK	Default = FALSE TRUE will permanently disable the CRC check of FUSE_AES. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPS_AES_WR_LOCK	Default = FALSE TRUE will permanently disable the writing to FUSE_AES block. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPS_ENC_ONLY	Default = FALSE TRUE will permanently enable encrypted booting only using the Fuse key. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPS_BBRAM_DISABLE	Default = FALSE TRUE will permanently disable the BBRAM key. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPS_ERR_DISABLE	Default = FALSE TRUE will permanently disables the error messages in JTAG status register. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPS_JTAG_DISABLE	Default = FALSE TRUE will permanently disable JTAG controller. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPS_DFT_DISABLE	Default = FALSE TRUE will permanently disable DFT boot mode. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPS_PROG_GATE_DISABLE	Default = FALSE TRUE will permanently disable PROG_GATE feature in PPD. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPS_SECURE_LOCK	Default = FALSE TRUE will permanently disable reboot into JTAG mode when doing a secure lockdown. FALSE will not modify this control bit of eFuse.

Macro Name	Description
XSK_EFUSEPS_RSA_ENABLE	Default = FALSE TRUE will permanently enable RSA authentication during boot. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPS_PPK0_WR_LOCK	Default = FALSE TRUE will permanently disable writing to PPK0 efuses. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPS_PPK0_INVLD	Default = FALSE TRUE will permanently revoke PPK0. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPS_PPK1_WR_LOCK	Default = FALSE TRUE will permanently disable writing PPK1 efuses. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPS_PPK1_INVLD	Default = FALSE TRUE will permanently revoke PPK1. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPS_USER_WRLK_0	Default = FALSE TRUE will permanently disable writing to USER_0 efuses. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPS_USER_WRLK_1	Default = FALSE TRUE will permanently disable writing to USER_1 efuses. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPS_USER_WRLK_2	Default = FALSE TRUE will permanently disable writing to USER_2 efuses. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPS_USER_WRLK_3	Default = FALSE TRUE will permanently disable writing to USER_3 efuses. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPS_USER_WRLK_4	Default = FALSE TRUE will permanently disable writing to USER_4 efuses. FALSE will not modify this control bit of eFuse.

Macro Name	Description
XSK_EFUSEPS_USER_WRLK_5	Default = FALSE TRUE will permanently disable writing to USER_5 efuses. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPS_USER_WRLK_6	Default = FALSE TRUE will permanently disable writing to USER_6 efuses. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPS_USER_WRLK_7	Default = FALSE TRUE will permanently disable writing to USER_7 efuses. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPS_LBIST_EN	Default = FALSE TRUE will permanently enables logic BIST to be run during boot. FALSE will not modify this control bit of eFUSE.
XSK_EFUSEPS_LPD_SC_EN	Default = FALSE TRUE will permanently enables zeroization of registers in Low Power Domain(LPD) during boot. FALSE will not modify this control bit of eFUSE.
XSK_EFUSEPS_FPD_SC_EN	Default = FALSE TRUE will permanently enables zeroization of registers in Full Power Domain(FPD) during boot. FALSE will not modify this control bit of eFUSE.
XSK_EFUSEPS_PBR_BOOT_ERR	Default = FALSE TRUE will permanently enables the boot halt when there is any PMU error. FALSE will not modify this control bit of eFUSE.

## Modules

- [AES Keys and Related Parameters](#)
- [User Keys and Related Parameters](#)
- [PPK0 Keys and Related Parameters](#)
- [PPK1 Keys and Related Parameters](#)
- [SPK ID and Related Parameters](#)

## AES Keys and Related Parameters

The following table shows AES key related parameters.

Parameter Name	Description
XSK_EFUSEPS_WRITE_AES_KEY	Default = TRUE TRUE will burn the AES key provided in XSK_EFUSEPS_AES_KEY. FALSE will ignore the key provide XSK_EFUSEPS_AES_KEY.
XSK_EFUSEPS_AES_KEY	Default = 00000000000000000000000000000000 00000000000000000000000000000000 The value mentioned in this will be converted to hex buffer and written into the Zynq UltraScale+ MPSoC PS eFUSE array when write API used. This value should be given in string format. It should be 64 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn AES Key.  <b>Note</b>  For writing the AES Key, XSK_EFUSEPS_WRITE_AES_KEY should have TRUE value.

## User Keys and Related Parameters

Single bit programming is allowed for all the USER fuses.

If user requests to revert already programmed bit. Library throws an error. If user fuses is non-zero also library will not throw an error for valid requests The following table shows the user keys and related parameters.

Parameter Name	Description
XSK_EFUSEPS_WRITE_USER0_FUSE	Default = TRUE TRUE will burn User0 Fuse provided in XSK_EFUSEPS_USER0_FUSES. FALSE will ignore the value provided in XSK_EFUSEPS_USER0_FUSES
XSK_EFUSEPS_WRITE_USER1_FUSE	Default = TRUE TRUE will burn User1 Fuse provided in XSK_EFUSEPS_USER1_FUSES. FALSE will ignore the value provided in XSK_EFUSEPS_USER1_FUSES
XSK_EFUSEPS_WRITE_USER2_FUSE	Default = TRUE TRUE will burn User2 Fuse provided in XSK_EFUSEPS_USER2_FUSES. FALSE will ignore the value provided in XSK_EFUSEPS_USER2_FUSES

Parameter Name	Description
XSK_EFUSEPS_WRITE_USER3_FUSE	Default = TRUE TRUE will burn User3 Fuse provided in XSK_EFUSEPS_USER3_FUSES. FALSE will ignore the value provided in XSK_EFUSEPS_USER3_FUSES
XSK_EFUSEPS_WRITE_USER4_FUSE	Default = TRUE TRUE will burn User4 Fuse provided in XSK_EFUSEPS_USER4_FUSES. FALSE will ignore the value provided in XSK_EFUSEPS_USER4_FUSES
XSK_EFUSEPS_WRITE_USER5_FUSE	Default = TRUE TRUE will burn User5 Fuse provided in XSK_EFUSEPS_USER5_FUSES. FALSE will ignore the value provided in XSK_EFUSEPS_USER5_FUSES
XSK_EFUSEPS_WRITE_USER6_FUSE	Default = TRUE TRUE will burn User6 Fuse provided in XSK_EFUSEPS_USER6_FUSES. FALSE will ignore the value provided in XSK_EFUSEPS_USER6_FUSES
XSK_EFUSEPS_WRITE_USER7_FUSE	Default = TRUE TRUE will burn User7 Fuse provided in XSK_EFUSEPS_USER7_FUSES. FALSE will ignore the value provided in XSK_EFUSEPS_USER7_FUSES
XSK_EFUSEPS_USER0_FUSES	Default = 00000000 The value mentioned in this will be converted to hex buffer and written into the Zynq UltraScale+ MPSoC PS eFUSE array when write API used. This value should be given in string format. It should be 8 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn SPK ID.  <b>Note</b>  For writing the User0 Fuse, XSK_EFUSEPS_WRITE_USER0_FUSE should have TRUE value

Parameter Name	Description
XSK_EFUSEPS_USER1_FUSES	<p>Default = 00000000</p> <p>The value mentioned in this will be converted to hex buffer and written into the Zynq UltraScale+ MPSoC PS eFUSE array when write API used. This value should be given in string format. It should be 8 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn SPK ID.</p> <p><b>Note</b></p> <p>For writing the User1 Fuse, XSK_EFUSEPS_WRITE_USER1_FUSE should have TRUE value</p>
XSK_EFUSEPS_USER2_FUSES	<p>Default = 00000000</p> <p>The value mentioned in this will be converted to hex buffer and written into the Zynq UltraScale+ MPSoC PS eFUSE array when write API used. This value should be given in string format. It should be 8 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn SPK ID.</p> <p><b>Note</b></p> <p>For writing the User2 Fuse, XSK_EFUSEPS_WRITE_USER2_FUSE should have TRUE value</p>
XSK_EFUSEPS_USER3_FUSES	<p>Default = 00000000</p> <p>The value mentioned in this will be converted to hex buffer and written into the Zynq UltraScale+ MPSoC PS eFUSE array when write API used. This value should be given in string format. It should be 8 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn SPK ID.</p> <p><b>Note</b></p> <p>For writing the User3 Fuse, XSK_EFUSEPS_WRITE_USER3_FUSE should have TRUE value</p>

Parameter Name	Description
XSK_EFUSEPS_USER4_FUSES	<p>Default = 00000000</p> <p>The value mentioned in this will be converted to hex buffer and written into the Zynq UltraScale+ MPSoC PS eFUSE array when write API used. This value should be given in string format. It should be 8 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn SPK ID.</p> <p><b>Note</b></p> <p>For writing the User4 Fuse, XSK_EFUSEPS_WRITE_USER4_FUSE should have TRUE value</p>
XSK_EFUSEPS_USER5_FUSES	<p>Default = 00000000</p> <p>The value mentioned in this will be converted to hex buffer and written into the Zynq UltraScale+ MPSoC PS eFUSE array when write API used. This value should be given in string format. It should be 8 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn SPK ID.</p> <p><b>Note</b></p> <p>For writing the User5 Fuse, XSK_EFUSEPS_WRITE_USER5_FUSE should have TRUE value</p>
XSK_EFUSEPS_USER6_FUSES	<p>Default = 00000000</p> <p>The value mentioned in this will be converted to hex buffer and written into the Zynq UltraScale+ MPSoC PS eFUSE array when write API used. This value should be given in string format. It should be 8 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn SPK ID.</p> <p><b>Note</b></p> <p>For writing the User6 Fuse, XSK_EFUSEPS_WRITE_USER6_FUSE should have TRUE value</p>

Parameter Name	Description
XSK_EFUSEPS_USER7_FUSES	<p>Default = 00000000</p> <p>The value mentioned in this will be converted to hex buffer and written into the Zynq UltraScale+ MPSoC PS eFUSE array when write API used. This value should be given in string format. It should be 8 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn SPK ID.</p> <p><b>Note</b></p> <p>For writing the User7 Fuse, XSK_EFUSEPS_WRITE_USER7_FUSE should have TRUE value</p>

## PPK0 Keys and Related Parameters

The following table shows the PPK0 keys and related parameters.

Parameter Name	Description
XSK_EFUSEPS_WRITE_PPK0_SHA3_HASH	<p>Default = TRUE</p> <p>TRUE will burn PPK0 sha3 hash provided in XSK_EFUSEPS_PPK0_SHA3_HASH. FALSE will ignore the hash provided in XSK_EFUSEPS_PPK0_SHA3_HASH.</p>
XSK_EFUSEPS_PPK0_IS_SHA3	<p>Default = TRUE</p> <p>TRUE XSK_EFUSEPS_PPK0_SHA3_HASH should be of string length 96 it specifies that PPK0 is used to program SHA3 hash. FALSE XSK_EFUSEPS_PPK0_SHA3_HASH should be of string length 64 it specifies that PPK0 is used to program SHA2 hash.</p>





Parameter Name	Description
XSK_EFUSEPS_SPK_ID	<p data-bbox="824 302 1450 583">Default = 00000000 The value mentioned in this will be converted to hex buffer and written into the Zynq UltraScale+ MPSoC PS eFUSE array when write API used. This value should be given in string format. It should be 8 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn SPK ID.</p> <p data-bbox="824 611 1450 764"><b>Note</b> For writing the SPK ID, XSK_EFUSEPS_WRITE_SPKID should have TRUE value.</p>

**Note**

PPK hash should be unmodified hash generated by bootgen. Single bit programming is allowed for User FUSEs (0 to 7), if you specify a value that tries to set a bit that was previously programmed to 1 back to 0, you will get an error. you have to provide already programmed bits also along with new requests.

## Zynq UltraScale+ MPSoC User-Configurable PS BBRAM Parameters

The table below lists the AES and user key parameters.

Parameter Name	Description
XSK_ZYNQMP_BBRAMPS_AES_KEY	Default = 00000000000000000000000000000000 00000000000000000000000000000000 AES key (in HEX) that must be programmed into BBRAM.
XSK_ZYNQMP_BBRAMPS_AES_KEY_LEN_IN_BYTES	Default = 32. Length of AES key in bytes.
XSK_ZYNQMP_BBRAMPS_AES_KEY_LEN_IN_BITS	Default = 256. Length of AES key in bits.
XSK_ZYNQMP_BBRAMPS_AES_KEY_STR_LEN	Default = 64. String length of the AES key.

## Zynq UltraScale+ MPSoC User-Configurable PS PUF Parameters

The table below lists the user-configurable PS PUF parameters for Zynq UltraScale+ MPSoC devices.

Macro Name	Description
XSK_PUF_INFO_ON_UART	Default = FALSE TRUE will display syndrome data on UART com port FALSE will display any data on UART com port.
XSK_PUF_PROGRAM_EFUSE	Default = FALSE TRUE will program the generated syndrome data, CHash and Auxiliary values, Black key. FALSE will not program data into eFUSE.
XSK_PUF_IF_CONTRACT_MANUFATURER	Default = FALSE This should be enabled when application is hand over to contract manufacturer. TRUE will allow only authenticated application. FALSE authentication is not mandatory.
XSK_PUF_REG_MODE	Default = XSK_PUF_MODE4K PUF registration is performed in 4K mode. For only understanding it is provided in this file, but user is not supposed to modify this.

Macro Name	Description
XSK_PUF_READ_SECUREBITS	Default = FALSE TRUE will read status of the puf secure bits from eFUSE and will be displayed on UART. FALSE will not read secure bits.
XSK_PUF_PROGRAM_SECUREBITS	Default = FALSE TRUE will program PUF secure bits based on the user input provided at XSK_PUF_SYN_INVALID, XSK_PUF_SYN_WRLK and XSK_PUF_REGISTER_DISABLE. FALSE will not program any PUF secure bits.
XSK_PUF_SYN_INVALID	Default = FALSE TRUE will permanently invalidate the already programmed syndrome data. FALSE will not modify anything
XSK_PUF_SYN_WRLK	Default = FALSE TRUE will permanently disable programming syndrome data into eFUSE. FALSE will not modify anything.
XSK_PUF_REGISTER_DISABLE	Default = FALSE TRUE permanently does not allow PUF syndrome data registration. FALSE will not modify anything.
XSK_PUF_RESERVED	Default = FALSE TRUE programs this reserved eFUSE bit. FALSE will not modify anything.
XSK_PUF_AES_KEY	Default = 00000000000000000000000000000000 00000000000000000000000000000000 The value mentioned in this will be converted to hex buffer and encrypts this with PUF helper data and generates a black key and written into the Zynq UltraScale+ MPSoC PS eFUSE array when XSK_PUF_PROGRAM_EFUSE macro is TRUE. This value should be given in string format. It should be 64 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn AES Key. Note Provided here should be red key and application calculates the black key and programs into eFUSE if XSK_PUF_PROGRAM_EFUSE macro is TRUE. To avoid programming eFUSE results can be displayed on UART com port by making XSK_PUF_INFO_ON_UART to TRUE.

Macro Name	Description
XSK_PUF_IV	<p>Default = 000000000000000000000000</p> <p>The value mentioned here will be converted to hex buffer. This is Initialization vector(IV) which is used to generated black key with provided AES key and generated PUF key.</p> <p>This value should be given in string format. It should be 24 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string.</p>

## Error Codes

---

### Overview

The application error code is 32 bits long.  
 For example, if the error code for PS is 0x8A05:

- 0x8A indicates that a write error has occurred while writing RSA Authentication bit.
- 0x05 indicates that write error is due to the write temperature out of range.

Applications have the following options on how to show error status. Both of these methods of conveying the status are implemented by default. However, UART is required to be present and initialized for status to be displayed through UART.

- Send the error code through UART pins
  - Write the error code in the reboot status register
- 

### Modules

- [PL eFUSE Error Codes](#)
  - [PS eFUSE Error Codes](#)
  - [Zynq UltraScale+ MPSoC BBRAM PS Error Codes](#)
- 

### PL eFUSE Error Codes

- `XSK_EFUSEPL_ERROR_NONE`** 0  
No error.
- `XSK_EFUSEPL_ERROR_ROW_NOT_ZERO`** 0x10  
Row is not zero.
- `XSK_EFUSEPL_ERROR_READ_ROW_OUT_OF_RANGE`** 0x11  
Read Row is out of range.
- `XSK_EFUSEPL_ERROR_READ_MARGIN_OUT_OF_RANGE`** 0x12  
Read Margin is out of range.
- `XSK_EFUSEPL_ERROR_READ_BUFFER_NULL`** 0x13  
No buffer for read.

- XSK\_EFUSEPL\_ERROR\_READ\_BIT\_VALUE\_NOT\_SET** 0x14  
Read bit not set.
- XSK\_EFUSEPL\_ERROR\_READ\_BIT\_OUT\_OF\_RANGE** <0x15 br>Read bit is out of range.
- XSK\_EFUSEPL\_ERROR\_READ\_TEMPERATURE\_OUT\_OF\_RANGE** 0x16  
Temperature obtained from XADC is out of range to read.
- XSK\_EFUSEPL\_ERROR\_READ\_VCCAUX\_VOLTAGE\_OUT\_OF\_RANGE** 0x17  
VCCAUX obtained from XADC is out of range to read.
- XSK\_EFUSEPL\_ERROR\_READ\_VCCINT\_VOLTAGE\_OUT\_OF\_RANGE** PL  
VCCINT obtained from XADC is out of range to read.
- XSK\_EFUSEPL\_ERROR\_WRITE\_ROW\_OUT\_OF\_RANGE** 0x19  
To write row is out of range.
- XSK\_EFUSEPL\_ERROR\_WRITE\_BIT\_OUT\_OF\_RANGE** 0x1A  
To read bit is out of range.
- XSK\_EFUSEPL\_ERROR\_WRITE\_TEMPERATURE\_OUT\_OF\_RANGE** 0x1B  
To eFUSE write Temperature obtained from XADC is out of range.
- XSK\_EFUSEPL\_ERROR\_WRITE\_VCCAUX\_VOLTAGE\_OUT\_OF\_RANGE** 0x1C  
To write eFUSE VCCAUX obtained from XADC is out of range.
- XSK\_EFUSEPL\_ERROR\_WRITE\_VCCINT\_VOLTAGE\_OUT\_OF\_RANGE** 0x1D  
To write into eFUSE VCCINT obtained from XADC is out of range.
- XSK\_EFUSEPL\_ERROR\_FUSE\_CNTRL\_WRITE\_DISABLED** 0x1E  
Fuse control write is disabled.
- XSK\_EFUSEPL\_ERROR\_CNTRL\_WRITE\_BUFFER\_NULL** 0x1F  
Buffer pointer that is supposed to contain control data is null.
- XSK\_EFUSEPL\_ERROR\_NOT\_VALID\_KEY\_LENGTH** 0x20  
Key length invalid.
- XSK\_EFUSEPL\_ERROR\_ZERO\_KEY\_LENGTH** 0x21  
Key length zero.
- XSK\_EFUSEPL\_ERROR\_NOT\_VALID\_KEY\_CHAR** 0x22  
Invalid key characters.
- XSK\_EFUSEPL\_ERROR\_NULL\_KEY** 0x23  
Null key.
- XSK\_EFUSEPL\_ERROR\_FUSE\_SEC\_WRITE\_DISABLED** 0x24  
Secure bits write is disabled.
- XSK\_EFUSEPL\_ERROR\_FUSE\_SEC\_READ\_DISABLED** 0x25  
Secure bits reading is disabled.
- XSK\_EFUSEPL\_ERROR\_SEC\_WRITE\_BUFFER\_NULL** 0x26  
Buffer to write into secure block is NULL.
- XSK\_EFUSEPL\_ERROR\_READ\_PAGE\_OUT\_OF\_RANGE** 0x27  
Page is out of range.
- XSK\_EFUSEPL\_ERROR\_FUSE\_ROW\_RANGE** 0x28  
Row is out of range.

<b>XSK_EFUSEPL_ERROR_IN_PROGRAMMING_ROW</b>	0x29
Error programming fuse row.	
<b>XSK_EFUSEPL_ERROR_PRGRMG_ROWS_NOT_EMPTY</b>	0x2A
Error when tried to program non Zero rows of eFUSE.	
<b>XSK_EFUSEPL_ERROR_HWM_TIMEOUT</b>	0x80
Error when hardware module is exceeded the time for programming eFUSE.	
<b>XSK_EFUSEPL_ERROR_USER_FUSE_REVERT</b>	0x90
Error occurs when user requests to revert already programmed user eFUSE bit.	
<b>XSK_EFUSEPL_ERROR_KEY_VALIDATION</b>	0xF000
Invalid key.	
<b>XSK_EFUSEPL_ERROR_PL_STRUCT_NULL</b>	0x1000
Null PL structure.	
<b>XSK_EFUSEPL_ERROR_JTAG_SERVER_INIT</b>	0x1100
JTAG server initialization error.	
<b>XSK_EFUSEPL_ERROR_READING_FUSE_CNTRL</b>	0x1200
Error reading fuse control.	
<b>XSK_EFUSEPL_ERROR_DATA_PROGRAMMING_NOT_ALLOWED</b>	0x1300
Data programming not allowed.	
<b>XSK_EFUSEPL_ERROR_FUSE_CTRL_WRITE_NOT_ALLOWED</b>	0x1400
Fuse control write is disabled.	
<b>XSK_EFUSEPL_ERROR_READING_FUSE_AES_ROW</b>	0x1500
Error reading fuse AES row.	
<b>XSK_EFUSEPL_ERROR_AES_ROW_NOT_EMPTY</b>	0x1600
AES row is not empty.	
<b>XSK_EFUSEPL_ERROR_PROGRAMMING_FUSE_AES_ROW</b>	0x1700
Error programming fuse AES row.	
<b>XSK_EFUSEPL_ERROR_READING_FUSE_USER_DATA_ROW</b>	0x1800
Error reading fuse user row.	
<b>XSK_EFUSEPL_ERROR_USER_DATA_ROW_NOT_EMPTY</b>	0x1900
User row is not empty.	
<b>XSK_EFUSEPL_ERROR_PROGRAMMING_FUSE_DATA_ROW</b>	0x1A00
Error programming fuse user row.	
<b>XSK_EFUSEPL_ERROR_PROGRAMMING_FUSE_CNTRL_ROW</b>	0x1B00
Error programming fuse control row.	
<b>XSK_EFUSEPL_ERROR_XADC</b>	0x1C00
XADC error.	
<b>XSK_EFUSEPL_ERROR_INVALID_REF_CLK</b>	0x3000
Invalid reference clock.	
<b>XSK_EFUSEPL_ERROR_FUSE_SEC_WRITE_NOT_ALLOWED</b>	0x1D00
Error in programming secure block.	
<b>XSK_EFUSEPL_ERROR_READING_FUSE_STATUS</b>	0x1E00
Error in reading FUSE status.	



- XSK\_EFUSEPL\_ERROR\_FUSE\_BUSY** 0x1F00  
Fuse busy.
- XSK\_EFUSEPL\_ERROR\_READING\_FUSE\_RSA\_ROW** 0x2000  
Error in reading FUSE RSA block.
- XSK\_EFUSEPL\_ERROR\_TIMER\_INITIALISE\_ULTRA** 0x2200  
Error in initiating Timer.
- XSK\_EFUSEPL\_ERROR\_READING\_FUSE\_SEC** 0x2300  
Error in reading FUSE secure bits.
- XSK\_EFUSEPL\_ERROR\_PRGRMG\_FUSE\_SEC\_ROW** 0x2500  
Error in programming Secure bits of efuse.
- XSK\_EFUSEPL\_ERROR\_PRGRMG\_USER\_KEY** 0x4000  
Error in programming 32 bit user key.
- XSK\_EFUSEPL\_ERROR\_PRGRMG\_128BIT\_USER\_KEY** 0x5000  
Error in programming 128 bit User key.
- XSK\_EFUSEPL\_ERROR\_PRGRMG\_RSA\_HASH** 0x8000  
Error in programming RSA hash.

---

## PS eFUSE Error Codes

- XSK\_EFUSEPS\_ERROR\_NONE** 0  
No error.
- XSK\_EFUSEPS\_ERROR\_ADDRESS\_XIL\_RESTRICTED** 0x01  
Address is restricted.
- XSK\_EFUSEPS\_ERROR\_READ\_TEMPERATURE\_OUT\_OF\_RANGE** 0x02  
Temperature obtained from XADC is out of range.
- XSK\_EFUSEPS\_ERROR\_READ\_VCCPAUX\_VOLTAGE\_OUT\_OF\_RANGE** 0x03  
VCCPAUX obtained from XADC is out of range.
- XSK\_EFUSEPS\_ERROR\_READ\_VCCPINT\_VOLTAGE\_OUT\_OF\_RANGE** 0x04  
VCCPINT obtained from XADC is out of range.
- XSK\_EFUSEPS\_ERROR\_WRITE\_TEMPERATURE\_OUT\_OF\_RANGE** 0x05  
Temperature obtained from XADC is out of range.
- XSK\_EFUSEPS\_ERROR\_WRITE\_VCCPAUX\_VOLTAGE\_OUT\_OF\_RANGE** 0x06  
VCCPAUX obtained from XADC is out of range.
- XSK\_EFUSEPS\_ERROR\_WRITE\_VCCPINT\_VOLTAGE\_OUT\_OF\_RANGE** 0x07  
VCCPINT obtained from XADC is out of range.
- XSK\_EFUSEPS\_ERROR\_VERIFICATION** 0x08  
Verification error.
- XSK\_EFUSEPS\_ERROR\_RSA\_HASH\_ALREADY\_PROGRAMMED** 0x09  
RSA hash was already programmed.
- XSK\_EFUSEPS\_ERROR\_CONTROLLER\_MODE** 0x0A  
Controller mode error

<b>XSK_EFUSEPS_ERROR_REF_CLOCK</b>	0x0B	Reference clock not between 20 to 60MHz
<b>XSK_EFUSEPS_ERROR_READ_MODE</b>	0x0C	Not supported read mode
<b>XSK_EFUSEPS_ERROR_XADC_CONFIG</b>	0x0D	XADC configuration error.
<b>XSK_EFUSEPS_ERROR_XADC_INITIALIZE</b>	0x0E	XADC initialization error.
<b>XSK_EFUSEPS_ERROR_XADC_SELF_TEST</b>	0x0F	XADC self-test failed.
<b>XSK_EFUSEPS_ERROR_PARAMETER_NULL</b>	Utils Error Codes. 0x10	Passed parameter null.
<b>XSK_EFUSEPS_ERROR_STRING_INVALID</b>	0x20	Passed string is invalid.
<b>XSK_EFUSEPS_ERROR_AES_ALREADY_PROGRAMMED</b>	0x12	AES key is already programmed.
<b>XSK_EFUSEPS_ERROR_SPKID_ALREADY_PROGRAMMED</b>	0x13	SPK ID is already programmed.
<b>XSK_EFUSEPS_ERROR_PPK0_HASH_ALREADY_PROGRAMMED</b>	0x14	PPK0 hash is already programmed.
<b>XSK_EFUSEPS_ERROR_PPK1_HASH_ALREADY_PROGRAMMED</b>	0x15	PPK1 hash is already programmed.
<b>XSK_EFUSEPS_ERROR_PROGRAMMING_TBIT_PATTERN</b>	0x16	Error in programming TBITS.
<b>XSK_EFUSEPS_ERROR_BEFORE_PROGRAMMING</b>	0x0080	Error occurred before programming.
<b>XSK_EFUSEPS_ERROR_PROGRAMMING</b>	0x00A0	Error in programming eFUSE.
<b>XSK_EFUSEPS_ERROR_READ</b>	0x00B0	Error in reading.
<b>XSK_EFUSEPS_ERROR_PS_STRUCT_NULL</b>	XSKefuse_Write/Read()common error codes. 0x8100	PS structure pointer is null.
<b>XSK_EFUSEPS_ERROR_XADC_INIT</b>	0x8200	XADC initialization error.
<b>XSK_EFUSEPS_ERROR_CONTROLLER_LOCK</b>	0x8300	PS eFUSE controller is locked.
<b>XSK_EFUSEPS_ERROR_EFUSE_WRITE_PROTECTED</b>	0x8400	PS eFUSE is write protected.
<b>XSK_EFUSEPS_ERROR_CONTROLLER_CONFIG</b>	0x8500	Controller configuration error.
<b>XSK_EFUSEPS_ERROR_PS_PARAMETER_WRONG</b>	0x8600	PS eFUSE parameter is not TRUE/FALSE.



- XSK\_EFUSEPS\_ERROR\_WRITE\_128K\_CRC\_BIT** 0x9100  
Error in enabling 128K CRC.
- XSK\_EFUSEPS\_ERROR\_WRITE\_NONSECURE\_INITB\_BIT** 0x9200  
Error in programming NON secure bit.
- XSK\_EFUSEPS\_ERROR\_WRITE\_UART\_STATUS\_BIT** 0x9300  
Error in writing UART status bit.
- XSK\_EFUSEPS\_ERROR\_WRITE\_RSA\_HASH** 0x9400  
Error in writing RSA key.
- XSK\_EFUSEPS\_ERROR\_WRITE\_RSA\_AUTH\_BIT** 0x9500  
Error in enabling RSA authentication bit.
- XSK\_EFUSEPS\_ERROR\_WRITE\_WRITE\_PROTECT\_BIT** 0x9600  
Error in writing write-protect bit.
- XSK\_EFUSEPS\_ERROR\_READ\_HASH\_BEFORE\_PROGRAMMING** 0x9700  
Check RSA key before trying to program.
- XSK\_EFUSEPS\_ERROR\_WRTIE\_DFT\_JTAG\_DIS\_BIT** 0x9800  
Error in programming DFT JTAG disable bit.
- XSK\_EFUSEPS\_ERROR\_WRTIE\_DFT\_MODE\_DIS\_BIT** 0x9900  
Error in programming DFT MODE disable bit.
- XSK\_EFUSEPS\_ERROR\_WRTIE\_AES\_CRC\_LK\_BIT** 0x9A00  
Error in enabling AES's CRC check lock.
- XSK\_EFUSEPS\_ERROR\_WRTIE\_AES\_WR\_LK\_BIT** 0x9B00  
Error in programming AES write lock bit.
- XSK\_EFUSEPS\_ERROR\_WRTIE\_USE\_AESONLY\_EN\_BIT** 0x9C00  
Error in programming use AES only bit.
- XSK\_EFUSEPS\_ERROR\_WRTIE\_BBRAM\_DIS\_BIT** 0x9D00  
Error in programming BBRAM disable bit.
- XSK\_EFUSEPS\_ERROR\_WRTIE\_PMU\_ERR\_DIS\_BIT** 0x9E00  
Error in programming PMU error disable bit.
- XSK\_EFUSEPS\_ERROR\_WRTIE\_JTAG\_DIS\_BIT** 0x9F00  
Error in programming JTAG disable bit.
- XSK\_EFUSEPS\_ERROR\_READ\_RSA\_HASH** 0xA100  
Error in reading RSA key.
- XSK\_EFUSEPS\_ERROR\_WRONG\_TBIT\_PATTERN** 0xA200  
Error in programming TBIT pattern.
- XSK\_EFUSEPS\_ERROR\_WRITE\_AES\_KEY** 0xA300  
Error in programming AES key.
- XSK\_EFUSEPS\_ERROR\_WRITE\_SPK\_ID** 0xA400  
Error in programming SPK ID.
- XSK\_EFUSEPS\_ERROR\_WRITE\_USER\_KEY** 0xA500  
Error in programming USER key.
- XSK\_EFUSEPS\_ERROR\_WRITE\_PPK0\_HASH** 0xA600  
Error in programming PPK0 hash.

<b><i>XSK_EFUSEPS_ERROR_WRITE_PPK1_HASH</i></b>	<b>0xA700</b>
Error in programming PPK1 hash.	
<b><i>XSK_EFUSEPS_ERROR_CACHE_LOAD</i></b>	<b>0xB000</b>
Error in re-loading CACHE.	
<b><i>XSK_EFUSEPS_ERROR_WRITE_USER0_FUSE</i></b>	<b>0xC000</b>
Error in programming USER 0 Fuses.	
<b><i>XSK_EFUSEPS_ERROR_WRITE_USER1_FUSE</i></b>	<b>0xC100</b>
Error in programming USER 1 Fuses.	
<b><i>XSK_EFUSEPS_ERROR_WRITE_USER2_FUSE</i></b>	<b>0xC200</b>
Error in programming USER 2 Fuses.	
<b><i>XSK_EFUSEPS_ERROR_WRITE_USER3_FUSE</i></b>	<b>0xC300</b>
Error in programming USER 3 Fuses.	
<b><i>XSK_EFUSEPS_ERROR_WRITE_USER4_FUSE</i></b>	<b>0xC400</b>
Error in programming USER 4 Fuses.	
<b><i>XSK_EFUSEPS_ERROR_WRITE_USER5_FUSE</i></b>	<b>0xC500</b>
Error in programming USER 5 Fuses.	
<b><i>XSK_EFUSEPS_ERROR_WRITE_USER6_FUSE</i></b>	<b>0xC600</b>
Error in programming USER 6 Fuses.	
<b><i>XSK_EFUSEPS_ERROR_WRITE_USER7_FUSE</i></b>	<b>0xC700</b>
Error in programming USER 7 Fuses.	
<b><i>XSK_EFUSEPS_ERROR_WRTIE_USER0_LK_BIT</i></b>	<b>0xC800</b>
Error in programming USER 0 fuses lock bit.	
<b><i>XSK_EFUSEPS_ERROR_WRTIE_USER1_LK_BIT</i></b>	<b>0xC900</b>
Error in programming USER 1 fuses lock bit.	
<b><i>XSK_EFUSEPS_ERROR_WRTIE_USER2_LK_BIT</i></b>	<b>0xCA00</b>
Error in programming USER 2 fuses lock bit.	
<b><i>XSK_EFUSEPS_ERROR_WRTIE_USER3_LK_BIT</i></b>	<b>0xCB00</b>
Error in programming USER 3 fuses lock bit.	
<b><i>XSK_EFUSEPS_ERROR_WRTIE_USER4_LK_BIT</i></b>	<b>0xCC00</b>
Error in programming USER 4 fuses lock bit.	
<b><i>XSK_EFUSEPS_ERROR_WRTIE_USER5_LK_BIT</i></b>	<b>0xCD00</b>
Error in programming USER 5 fuses lock bit.	
<b><i>XSK_EFUSEPS_ERROR_WRTIE_USER6_LK_BIT</i></b>	<b>0xCE00</b>
Error in programming USER 6 fuses lock bit.	
<b><i>XSK_EFUSEPS_ERROR_WRTIE_USER7_LK_BIT</i></b>	<b>0xCF00</b>
Error in programming USER 7 fuses lock bit.	
<b><i>XSK_EFUSEPS_ERROR_WRTIE_PROG_GATE0_DIS_BIT</i></b>	<b>0xD000</b>
Error in programming PROG_GATE0 disabling bit.	
<b><i>XSK_EFUSEPS_ERROR_WRTIE_PROG_GATE1_DIS_BIT</i></b>	<b>0xD100</b>
Error in programming PROG_GATE1 disabling bit.	
<b><i>XSK_EFUSEPS_ERROR_WRTIE_PROG_GATE2_DIS_BIT</i></b>	<b>0xD200</b>
Error in programming PROG_GATE2 disabling bit.	



<b><i>XSK_EFUSEPS_ERROR_WRTIE_SEC_LOCK_BIT</i></b>	<b>0xD300</b>
Error in programming SEC_LOCK bit.	
<b><i>XSK_EFUSEPS_ERROR_WRTIE_PPK0_WR_LK_BIT</i></b>	<b>0xD400</b>
Error in programming PPK0 write lock bit.	
<b><i>XSK_EFUSEPS_ERROR_WRTIE_PPK0_RVK_BIT</i></b>	<b>0xD500</b>
Error in programming PPK0 revoke bit.	
<b><i>XSK_EFUSEPS_ERROR_WRTIE_PPK1_WR_LK_BIT</i></b>	<b>0xD600</b>
Error in programming PPK1 write lock bit.	
<b><i>XSK_EFUSEPS_ERROR_WRTIE_PPK1_RVK_BIT</i></b>	<b>0xD700</b>
Error in programming PPK0 revoke bit.	
<b><i>XSK_EFUSEPS_ERROR_WRITE_PUF_SYN_INVLD</i></b>	<b>0xD800</b>
Error while programming the PUF syndrome invalidate bit.	
<b><i>XSK_EFUSEPS_ERROR_WRITE_PUF_SYN_WRLK</i></b>	<b>0xD900</b>
Error while programming Syndrome write lock bit.	
<b><i>XSK_EFUSEPS_ERROR_WRITE_PUF_SYN_REG_DIS</i></b>	<b>0xDA00</b>
Error while programming PUF syndrome register disable bit.	
<b><i>XSK_EFUSEPS_ERROR_WRITE_PUF_RESERVED_BIT</i></b>	<b>0xDB00</b>
Error while programming PUF reserved bit.	
<b><i>XSK_EFUSEPS_ERROR_WRITE_LBIST_EN_BIT</i></b>	<b>0xDC00</b>
Error while programming LBIST enable bit.	
<b><i>XSK_EFUSEPS_ERROR_WRITE_LPD_SC_EN_BIT</i></b>	<b>0xDD00</b>
Error while programming LPD SC enable bit.	
<b><i>XSK_EFUSEPS_ERROR_WRITE_FPD_SC_EN_BIT</i></b>	<b>0xDE00</b>
Error while programming FPD SC enable bit.	
<b><i>XSK_EFUSEPS_ERROR_WRITE_PBR_BOOT_ERR_BIT</i></b>	<b>0xDF00</b>
Error while programming PBR boot error bit.	
<b><i>XSK_EFUSEPS_ERROR_PUF_INVALID_REG_MODE</i></b>	<b>0xE000</b>
Error when PUF registration is requested with invalid registration mode.	
<b><i>XSK_EFUSEPS_ERROR_PUF_REG_WO_AUTH</i></b>	<b>0xE100</b>
Error when write not allowed without authentication enabled.	
<b><i>XSK_EFUSEPS_ERROR_PUF_REG_DISABLED</i></b>	<b>0xE200</b>
Error when trying to do PUF registration and when PUF registration is disabled.	
<b><i>XSK_EFUSEPS_ERROR_PUF_INVALID_REQUEST</i></b>	<b>0xE300</b>
Error when an invalid mode is requested.	
<b><i>XSK_EFUSEPS_ERROR_PUF_DATA_ALREADY_PROGRAMMED</i></b>	<b>0xE400</b>
Error when PUF is already programmed in eFUSE.	
<b><i>XSK_EFUSEPS_ERROR_PUF_DATA_OVERFLOW</i></b>	<b>0xE500</b>
Error when an over flow occurs.	
<b><i>XSK_EFUSEPS_ERROR_CMPLTD_EFUSE_PRGRM_WITH_ERR</i></b>	<b>0x10000</b>
eFUSE programming is completed with temp and vol read errors.	
<b><i>XSK_EFUSEPS_ERROR_FUSE_PROTECTED</i></b>	<b>0x00080000</b>
Requested eFUSE is write protected.	
<b><i>XSK_EFUSEPS_ERROR_USER_BIT_CANT_REVERT</i></b>	<b>0x00800000</b>
Already programmed user FUSE bit cannot be reverted.	

---

## Zynq UltraScale+ MPSoC BBRAM PS Error Codes

***XSK\_ZYNQMP\_BBRAMPS\_ERROR\_NONE*** 0

No error.

***XSK\_ZYNQMP\_BBRAMPS\_ERROR\_IN\_PRGRMG\_ENABLE*** 0x01

If this error is occurred programming is not possible.

***XSK\_ZYNQMP\_BBRAMPS\_ERROR\_IN\_CRC\_CHECK*** 0xB000

If this error is occurred programming is done but CRC check is failed.

***XSK\_ZYNQMP\_BBRAMPS\_ERROR\_IN\_PRGRMG*** 0xC000

programming of key is failed.

## Status Codes

For Zynq® and UltraScale™, the status in the `xilskey_efuse_example.c` file is conveyed through a UART or reboot status register in the following format: `0xYYYYZZZZ`, where:

- YYYY represents the PS eFUSE Status.
- ZZZZ represents the PL eFUSE Status.

The table below lists the status codes.

Status Code Values	Description
0x0000ZZZZ	Represents PS eFUSE is successful and PL eFUSE process returned with error.
0xYYYY0000	Represents PL eFUSE is successful and PS eFUSE process returned with error.
0xFFFF0000	Represents PS eFUSE is not initiated and PL eFUSE is successful.
0x0000FFFF	Represents PL eFUSE is not initiated and PS eFUSE is successful.
0xFFFFZZZZ	Represents PS eFUSE is not initiated and PL eFUSE is process returned with error.
0xYYYYFFFF	Represents PL eFUSE is not initiated and PS eFUSE is process returned with error.

For Zynq UltraScale+ MPSoC, the status in the `xilskey_bbramps_zynqmp_example.c`, `xilskey_puf_registration.c` and `xilskey_efuseps_zynqmp_example.c` files is conveyed as 32 bit error code. Where Zero represents that no error has occurred and if the value is other than Zero, a 32 bit error code is returned.

# Procedures

This chapter provides detailed descriptions of the various procedures.

---

## Zynq eFUSE Writing Procedure Running from DDR as an Application

This sequence is same as the existing flow described below.

1. Provide the required inputs in `xilskey_input.h`, then compile the SDK project.
2. Take the latest FSBL (ELF), stitch the `<output>.elf` generated to it (using the `bootgen` utility), and generate a bootable image.
3. Write the generated binary image into the flash device (for example: QSPI, NAND).
4. To burn the eFUSE key bits, execute the image.

---

## Zynq eFUSE Driver Compilation Procedure for OCM

The procedure is as follows:

1. Open the linker script (`lscript.ld`) in the SDK project.
2. Map all the chapters to point to `ps7_ram_0_S_AXI_BASEADDR` instead of `ps7_ddr_0_S_AXI_BASEADDR`. For example, Click the Memory Region tab for the `.text` chapter and select `ps7_ram_0_S_AXI_BASEADDR` from the drop-down list.
3. Copy the `ps7_init.c` and `ps7_init.h` files from the `hw_platform` folder into the example folder.
4. In `xilskey_efuse_example.c`, un-comment the code that calls the `ps7_init()` routine.
5. Compile the project.  
The `<Project name>.elf` file is generated and is executed out of OCM.

When executed, this example displays the success/failure of the eFUSE application in a display message via UART (if UART is present and initialized) or the reboot status register.

---

## UltraScale eFUSE Access Procedure

The procedure is as follows:

1. After providing the required inputs in `xilskey_input.h`, compile the project.
2. Generate a memory mapped interface file using TCL command `write_mem_info`

```
$Outfilename
```

3. Update memory has to be done using the tcl command `updatemem`.

```
updatemem -meminfo $file.mmi -data $Outfilename.elf -bit $design.bit  
-proc design_1_i/microblaze_0 -out $Final.bit
```

4. Program the board using `$Final.bit` bitstream.
5. Output can be seen in UART terminal.

---

## UltraScale BBRAM Access Procedure

The procedure is as follows:

1. After providing the required inputs in the `xilskey_bbram_ultrascale_input.h` file, compile the project.

2. Generate a memory mapped interface file using TCL command

```
write_mem_info $Outfilename
```

3. Update memory has to be done using the tcl command `updatemem`:

```
updatemem -meminfo $file.mmi -data $Outfilename.elf -bit $design.bit  
-proc design_1_i/microblaze_0 -out $Final.bit
```

4. Program the board using `$Final.bit` bitstream.
5. Output can be seen in UART terminal.

# Additional Resources and Legal Notices

---

## Xilinx Resources

For support resources such as Answers, Documentation, Downloads, and Forums, see [Xilinx Support](#) .

---

## Solution Centers

See the [Xilinx Solution Centers](#) for support on devices, software tools, and intellectual property at all stages of the design cycle. Topics include design assistance, advisories, and troubleshooting tips.

---

## Please Read: Important Legal Notices

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at <http://www.xilinx.com/legal.htm#tos>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at <http://www.xilinx.com/legal.htm#tos>.



### **Automotive Applications Disclaimer**

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

© Copyright 2018 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.